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General Introduction 1
The continuous improvements of SiGe BiCMOS and Si CMOS technologies have made
it possible to build low-cost radio receivers up to millimeter-wave frequencies [1]. As
well known, the front-end receiver is a building block of primary importance in wireless
communication systems. Its main purpose is to recover the high frequency transmitted
signal and make it available for the base-band signal processing. A building block diagram
of a general front-end receiver architecture is depicted in figure 1.1. The antenna picks
up the high frequency signal emitted by a remote transmitter and delivers it to the
front-end input. First of all this signal undergoes a low noise amplification performed
by the Low Noise Amplifier (LNA). The LNA amplifies the signal amplitude to a large
enough value for the following signal conditioning. As a second step, the amplified high
frequency signal is pass-band filtered for sake of image frequency rejection and finally it
is down-converted by the mixer to an intermediate frequency (IF).
In the case of an homodyne receiver architecture, where the intermediate frequency
is the base band, the image rejection filter before the mixer is no more required. The
down-conversion mixer is driven by the local oscillator tone (LO), which is generated by
a frequency synthesizer, that usually comes in the form of a PLL synthesizer.
The performance of the whole radiofrequency front-end should satisfy the specifications
imposed by the addressed telecom standard. Usually this is obtained by a tricky trade-off
work carried out through a spreadsheet in the easiest cases or through system level
simulations in the hardest ones. In this optimization procedure, the performance of each
building block is traded off with the performance of the others. To put the output of the
system level optimization into the real world, that is to translate the system level spec of
each building block in silicon, it is of primary importance to be able to manage at the
best the performance of each building block at physical level, which means to master at
the best the circuit in terms of both at schematic and layout level.
In particular, the research activity reported in the present PhD thesis addressed
the PLL and down-conversion mixer topics with the idea in mind of investigating the
potentialities of the 130 nm silicon technology for applications in the Ku (12-18 GHz) and
K (18-27 GHz) frequency band. For the lowest band a bulk pure 130nm CMOS technology
1
Introdution
by ST Microelectronics has been employed to design a PLL useful for Digital Video
Broadcasting Satellite (DVB-S) applications. For the highest band a more sophisticated
130 nm SiGe BiCMOS technology by IBM has been preferred to design a high frequency
sampling passive down-converter. The present PhD thesis is organized as in the follows.
Chapter 2 concerns the design of the Ku band PLL. The fabricated prototype is
a meaningful breakthrough of the current state-of-the-art, because it is, at the best
knowledge, the first CMOS PLL providing evidence that a pure, low-cost, bulk CMOS
technology can be addressed for the fabrication of a DVBS synthesizer, where, in the
literature, more expensive integrated and/or discrete technologies are employed.
Chapter 3 is devoted to the design of the down-converter. The fabricated prototype
outperforms the literature, because it is the first example of high frequency sampling
passive down-converter working up to K band frequencies. The chapter therefore highlight
the potentialities of this circuit topology well beyond the actual low frequency operating
range.
Finally, chapter 4 proofs, thanks to sub-sampling technique applied to the chip realized
in the chapter 3, its operating frequency range extension up to millimeter-wave frequencies.
The 60 GHz Industrial, Scientific and Medical (ISM) band has been targeted. The work
presented in both chapter 3 and 4 was supported under the Région Midi-Pyrénées and
French state ELECTRA 2010 funded project WIATIC.
BPF BPF Mixer
IF
LNA
PLL
RF
Figure 1.1: Receiver block diagram.
CMOS and BiCMOS Buildings blocks for a microwave efficient frequency conversion, up to
millimeter-Waves.
2
Ku-band Phase Locked Oscillator 2
2.1 Introduction
Several mass market applications, as for example, Standard and High Definition TeleVision
(SDTV and HDTV), interactive multimedia, data content distribution and professional
TV applications use a portion of Ku band spectrum reserved for point to point and
broadcasting satellite communications. Nowadays, in satellite receivers, the signal is
picked up by the dish antenna and then amplified and down-converted by a low noise
front-end. This block is frequently built using discrete compound semiconductor High
Electron Mobility Transistors (HEMT) and implements Dielectric Resonator Oscillators
(DRO), as well. This discrete approach is expensive due to components, assembling
operations, and the resonator manual tuning [2]. A silicon-based monolithic integrated
receiver offers secure advantages in term of cost and size, especially using an integrated
local oscillator. Nevertheless, performance limitations of integrated solutions are still
restricting this kind of solutions for penetrating high frequency mass market applications
such as Digital Video Broadcasting Satellite (DVB-S) [3]. Some efforts have led to
several prototype as a monolithic 0.8 µm bipolar technology Low Noise Block (LNB)
by STMicroelectronics [2], and more recently, a 0.25 µm SiGe:C commercially available
BiCMOS technology LNB was reported by NXP Semiconductors [3]. Avoiding the use of
bipolar transistors is of great interest as well, which is the aim of [4] and [5], presenting
a 0.18µm CMOS LNA/down-conversion mixer chain and a LNB, respectively. In all
reported examples, the frequency synthesizer used to generate the local oscillator (LO)
signal consists in a Phase Locked Loop (PLL). This kind of implementation requires
a programmable frequency divider in the feedback loop. To easier demonstrate the
potentiality of a technology for a given application where a local clock and/or a local
frequency are required, the use of a Phase Locked Oscillator (PLO) can be then a
good alternative because the frequency divider in a PLO exhibits a fixed modulus,
making in this way easier the design. The present chapter reports on the design and the
characterization of a Ku-band PLO realized with a bulk 130 nm CMOS technology. The
operation frequency of the PLO was chosen so that to test its potentiality for both up-link
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(12.9÷ 18.4 GHz) and down-link (10.7÷ 12.75 GHz) frequency band. Particular attention
has been done on phase noise which is the hardest specification to be satisfied. This
because the modulations schemes (APSK) adopted in DVB-S standard exhibits a round
constellation where excessive rotational errors due to excessive phase noise would produce
a burst of error [6]. The PLO can be also used as local oscillator in the architecture of a
microwave radiometric front-ends [7]. Several applications in the microwave radiometry
field, such as industrial harsh plants, where conventional sensor can not be employed, or
automotive safety, require cost and size reductions of the radiometer. For example, in
order to keep low the cost, the emitted black-body radiation is usually detected with
a low cost printed antenna array [7,8], which size depends on the operation frequency.
Therefore, a PLO working at higher frequency allows a reduction of the antenna size.
For a 8 × 8 array patch-antenna with a gain of 25 dB, when the operation frequency
moves from X-band to Ku-band, as in the present case, the antenna area shrinks of 2.5
times, from 10× 10 inch2 to 6.3× 6.3 inch2 [9]. Microwave radiometry is considered also
an interesting solution for wild fire detection. In order to minimize the maintenance
cost of the batteries, the microwave radiometer collocated in each node of the smart
sensor network distributed on the wild area should be energy independent as much as
possible, exploiting renewable energy sources, as integrated microphotovoltaic cells or
harvesting circuits [10]. Therefore, dissipated power reduction is a further parameter
of paramount importance. Using, as in this case, low power technology allows to solve
this constraint, making easier to target the energy independence of each node of the
smart sensor network. When bias voltage moves from a 3.3 V of a 0.35µm technology to
a 1.2 V of a 130 nm technology, a significant reduction of the dissipated power has to be
expected. Therefore, the use of a higher operation frequency and more scaled technology
with respect to those reported in [7] allows to address the above discussed advantages
of reduction in size and dissipated power. This chapter is organized as follows. After a
brief theoretical recall of PLL linear model in 2.2, the PLO architecture and the design
of each building block are described in Section 2.3. Simulations resuls and experimental
results are summarized in Section 2.4 and Section 2.5 followed by some considerations.
Finally conclusions are drawn in Section 2.6.
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2.2 Theoretical recalls
2.2.1 Phase locked loop linear model
ΦREF
ΦD
ΦE ΦOUT
φn,ref
φn,fd
φn,pfdcp
φn,vco
Kφ Z(s) 2piKvcos
1
N
Σ
Σ
Σ Σ
Vctrl
−+
Figure 2.1: PLL linar phase-domain model.
For good loop estimation performances, whole PLL system can be described using a
linearized model. For modeling the behavior of the PLL to small perturbations when the
PLL is in lock condition, the PLL linear phase-domain model depicted in figure 2.1 can
been used as indicated in [11].
As known, the voltage controlled oscillator converts its input voltage to an output
signal with a known frequency fOUT (t) = KV CO · vctrl(t) where KV CO is the VCO gain
in V · Hz−1. Integrating and applying the Laplace transform at this expression, VCO
phase-domain characteristic needed in a phase-domain model is obtained
ΦOUT (s) = L
{
2pi ·
∫
KV COvctrl (t) dt
}
= 2piKV CO
s
Vctrl (s) (2.1)
Given a signal vi(T ), a frequency divider will produce an output signal vo(NT ) where
N is the divide ratio. Therefore, the phase transfer characteristic of a divider is
Φo =
Φi
N
(2.2)
Divided signal is compared with the reference by the phase frequency detector. The
phase difference ΦE is converted in a current signal by the charge pump. The output of
the charge pump immediately passes through a low pass filter with Z(s) transfer function
that it carry out both current-voltage conversion and high frequencies signal suppression.
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So, the pulse nature of charge pump output can be ignored and hence the average charge
pump current will be take into account [11]. Thus, the transfer characteristic of the
combined PFD-CP become
< icp >= ICPmax
ΦREF − ΦD
2pi = Kφ · (ΦREF − ΦD) (2.3)
where Kφ = ICP/2pi is the PFD-CP characteristic gain.
For PLL noise phenomena study, single noise sources of the PLL components as
integrated in the model. Generally, there can be identified two principal noise transfer
functions. The noise sources that can be referred back to the input such as PFD-CP,
frequency divider, loop filter and reference signal (generically indicated by φn,in) undergo
a low-pass function Fref whereas the VCO contribution that is referred to the output
undergoes a high pass function Fvco [12].
Fref =
Φout
φn,in
=
KφZ(s)2piKvco
s
1 + KφZ(s)2piKvcoNs
(2.4)
Fvco =
Φout
φn,vco
= 1
1 + KφZ(s)2piKvcoNs
(2.5)
Defining the open loop gain GOL as
GOL (s) =
ΦI
ΦE
= KφZ (s)
N
2piKvco
s
(2.6)
equations (2.4) and (2.5) become
Fref =
NGOL(s)
1 +GOL(s)
(2.7)
Fvco =
1
1 +GOL(s)
(2.8)
If s → ∞ (ω → ∞) because of the VCO’s pole the open loop gain GOL → 0 hence
Fvco and Fref tend to 1 and 0 respectively. Therefore, at higher frequency the noise of
the PLL is that of the VCO as expected because the low-pass filter blocks any feedback
at high frequency. Instead, if ω → 0, ever for the VCO’s pole this time GOL →∞ and
consequently Fvco → 0 and Fref → 1. Otherwise, at low frequency, the VCO noise is
lowered by the loop gain and the PLL noise depends by the noise contributions of PFD-CP,
frequency divider, loop filter and reference signal. In latter case, further considerations on
the VCO noise can be done. Knowing that VCO power spectral density Sφvco neglecting
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flicker noise is directly proportional to 1/ω2, filter presence become important. Indeed, if
Z(s) ∝ 1 (without the filter) the VCO output noise power F 2vcoSφvco is finite and nonzero.
However, choosing charge pump topology, Z(s) adding at least one pole hence the VCO
output noise power goes to zero [11].
2.2.2 Loop filter
Overal system order depends on the selected loop filter order. The simpler solution is a
two poles 2nd-order filter shown in figure 2.2a to build a 3rd-order overall system. It is
composed by capacitance-resistance series shunted with a second capacitance. The latter
C2 is recommended to avoid discrete voltage step in the VCO’s control voltage node due
to instantaneous sudden charge pump output variations, answerable for references spurs.
If a stronger spurs suppression is required, another pole should be added using 3rd-order
filter shown in figure 2.2b, for a 4th-order overall system. Taking into account the simpler
case, the filter transfer function becomes:
Z (s) =
(
R1 +
1
sC1
)
//
1
sC2
= 1
sC2
· Tp
Tz
· 1 + sTz1 + sTp (2.9)
where Tz = R1C1 and Tp = R1C1C2/ (C1 + C2) are zero and pole time constants
respectively.
Substituting the Z(s) expression 2.9 in 2.6 results that
GOL (s) =
Kφ2piKVCO
sN
· 1
sC2
· Tp
Tz
· 1 + sTz1 + sTp (2.10)
IDC Vctrl
R1
C1
C2
(a)
IDC Vctrl
R1
C1
C2 C3
R3
(b)
Figure 2.2: Schematic of 2nd (a) and 3nd-order (b) loop filter.
Since s = jω open loop magnitude and phase expression is equal to:
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|GOL (jω)| = Kφ2piKVCOTp
ω2NC1Tz
·
√
1 + (ωTz)2√
1 + (ωTp)2
(2.11)
GOL (jω) = 180 + arctan (ωTz)− arctan (ωTp) (2.12)
0
-180
−40 dB/dec −20 dB/dec −40 dB/dec
PM
1
2piTp
Frequency [Hz]
G
ai
n
[d
B
]
P
ha
se
[D
eg
re
es
]
fBW
1
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Figure 2.3: 3rd-order overall system magnitude and phase information of open loop gain.
whose trend is plotted in 2.3. The two PLL parameters of paramount importance
for the design are the bandwidth fBW and the phase margin PM, highlighted in 2.3.
The first is the frequency ωBW corresponding to |GOL(jω)| = 0 dB while the second is
evaluated as the difference between -180° and GOL(jω) when the frequency is equal to
ωBW. In order to ensure stability, the phase margin must be chosen between 30° and 70°:
trade off between higher stability and slower loop response time should be considered.
Nonetheless it should be no less than 45°and also to reduce peaking in closed-loop gain
which produce excess phase noise, the phase margin is typically 60°or more [11].
To find the frequency point for which the phase reaches the maximum (2.12) is derived
and forced to 0 to obtain a bandwidth relationship depending on pole and zero value:
fBW =
1(
2pi
√
TzTp
) (2.13)
In the same wave, putting ω = ωBW = 2pifBW in (2.12), equation (2.14) is obtained
tan (PM) = ωBWTz − ωBWTp2 (2.14)
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Using equations (2.13) and (2.14) after some mathematical steps reported in [13], Tz
and Tp expression results become
Tp =
sec (PM)− tan (PM)
ωBW
(2.15)
Tz =
1
ω2BWTP
(2.16)
Therefore, for both bandwidth and phase margin given and knowing whole block
parameters such as KV CO, Kφ and N, the LF components value are obtained using
equations (2.17), (2.18) and (2.19)
C1 = C2
(
Tz
Tp
− 1
)
(2.17)
C2 =
Kφ2piKVCO
ω2BWN
· Tp
Tz
·
√
1 + (ωBWTz)2√
1 + (ωBWTp)2
(2.18)
R1 =
Tz
C1
(2.19)
If a 3rd-order filter is used, the attenuation introduced by the third poles is αdB =
20 log
[
(2pifREFTP3)
2 + 1
]
where TP3 is the time constant. For good dimensioning, this
additional pole must be lower than the reference frequency in order to significantly
attenuate the spurs but must be at least five time higher than the loop bandwidth
otherwise the loop will almost assuredly become unstable. Recalculating the loop filter
component with TP3 contribution, C1 and R1 remain unchanged and C2 become:
C2 =
KφKVCO
(ωBC)2N
· Tp
Tz
·
√[
1 + (ωBCTz)2
]
√[
1 + (ωBCTp)2
] [
1 + (ωBCTP3)
2
] (2.20)
where fBC is the new open loop unity gain frequency reported in [14]. As regards C3
and R3, they are normally arbitrarily chosen. General thumb rule is taking C3 ten times
smaller than C2 to avoid TP3 interaction with primary poles and R3 must be chosen twice
R1.
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2.3.1 General architecture
Figure 2.4 depicts the building block diagram of the designed PLO. It is constituted by
a Phase Frequency Detector (PFD), a Charge Pump (CP), a second order Loop Filter
(LF), a fixed modulus Frequency Divider (FD), and a Quadrature Voltage Controlled
Oscillator (QVCO). The frequency division ratio (256) of the frequency divider is set for
enabling the generation of Ku-band tone from an external reference frequency fref of
about 60 MHz. The frequency divider is implemented from eight division-by-two stages.
The first three stages are designed using a Current Mode Logic (CML) to achieve high
operation frequency. Each CML stage is buffered in order to be able to drive the following
divider stage. The division chain is completed with five low power digital frequency
dividers realized with transmission gate registers. Because of the QVCO implementation,
four output phases are available at PLO outputs. Finally, it is worth noticing that the
loop filter is integrated on die for low cost considerations.
 FD
on-chip LF
÷2÷2÷2÷2÷2
Buffer
CP
Digital
Ku-band
PFD
QVCO
Vctrl
Fref
C1
R1
C2
÷2÷2÷2
CML
0˚
90˚
180˚
270˚
Figure 2.4: Phase Locked Oscillator Blocks Diagram.
2.3.2 Employed technology
The circuit is designed to fit with the commercial HCMOS9GP technology from STMi-
croelectronics. It is a triple well bulk CMOS technology with multiple voltage threshold
transistors, for low leakage or high speed purposes, featuring an effective gate length
of 130 nm. As shown in figure 2.5, the back-end features six copper layers with low-k
inter-level dielectric and one aluminium layer on top, as reported in [15], [16], [17]. The
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bias supply is typically 1.2 V even if the 2.5 V option is also available [16]. For the present
design, low leakage, low threshold voltage transistors have been used with a supply
voltage of 1.2 V. Several kinds of resistors are also available, as diffusion, salicied or
unsalicied poly, and high resistivity poly resistors [18]. MIM capacitors, spiral inductors,
and varactors are also available.
Figure 2.5: 130 nm CMOS STM technology (HCMOS9GP).
2.3.3 Quadrature voltage controlled oscillator
OL270˚ VctrlVctrl OL90˚
VddVdd
OL180˚ OL0˚
Figure 2.6: Schematic of the Quadrature VCO.
For generating signals in quadrature, the main techniques usually used are poly-phase
filters, ring oscillators or frequency dividers. Nevertheless, for the present work targeted
application, a solution from two cross-connected symmetric LC VCOs has been preferred
because of the LC-oscillators good phase noise performances.
The schematic of the QVCO used in the present design is depicted in figure 2.6
and was previously reported in [19]. Here some features and performances are quickly
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reminded; more details are available in [19]. The circuit is biased without current mirror
to minimize the phase noise, the power consumption, and also to avoid any automatic
control circuit. All transistors exhibit the minimum gate length. The width of the
PMOS transistors is wide enough to ensure robustness against fabrication tolerances.
The octagonal inductor at 15 GHz in the tank exhibits an inductance of about 290 pH
and a maximum quality factor of 27. The tuning capability is achieved using two 20
fingers MOS varactors with a minimum gate length of 350 nm. For a carrier frequency
(fcarrier) of 15 GHz, the dissipated power (PDC) is 11 mW and the measured phase noise
L(∆f) is −106 dBc/Hz at a carrier frequency offset (∆f) of 1 MHz.
2.3.4 Frequency divider
DD
DD QQ
QQ
CK
CK
Out
Out
Buffer
D-LatchD-Latch
(a)
DD
CKCK
Q
Q
Vdd
M1 M2
M3 M4 M5 M6
M7 M8
ILIL
(b)
Vin−Vin+
Out+
Out−
Vbias
VddVdd
(c)
inin
CKCK
CKCK
outout
CMOS LatchCMOS Latch
Vdd
Out
Out
VddVdd
(d)
Figure 2.7: Schematic of: (a) Master-Slave divide-by-two frequency divider, (b) CML latch,
(c) CML buffer, (d) Digital divider
As previously stated, the frequency divider is composed of eight division stages.
Because it operates at high frequencies, each of the first three division-by-two stages
is implemented from the CML latch depicted in figure 2.7b. The frequency division is
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carried out by two latches arranged in a master-slave configuration and closed in feedback,
as depicted in figure 2.7a.
The output buffer required for the driving of the following division stage, whose
schematic is shown in Figure 2.7c, is designed from CML structures [20], as well. It is
worth noticing here that the use of CML structures is well suited since their differential
intrinsic topology contributes to reject the common mode noise injected from the supply
and the substrate. Once related with PLO performances, this rejection translates into
lower jitter and therefore into lower phase noise [21]. In the present work the CML latch,
and of course the resulting frequency division CML chain, is inductor-less, using PMOS
transistors as loads to minimize the layout area of circuits. Because of the low voltage
bias, the traditional tail current bias is removed [22]. The inductor-less solution sounds
reasonable, since it can provide a 130 nm CMOS static frequency divider operating up to
45 GHz frequency. Inductors become mandatory when a 130 n meter CMOS frequency
divider should target millimeter wave frequencies [23].
Main feature of frequency divider design is the latch transistors sizing, especially for
high frequency application. For this reason, several guideline have been followed. As
reported in [24], using unstable circuits is necessary for efficient frequency divider design.
Therefore, the following necessary and sufficient condition for instability (2.21) must be
satisfied
gm5,6 ·Rout > 1 (2.21)
where Rout is the output latch charge load and gm5,6 is the small signal transconduc-
tance of cross-coupled transistors. Circuits that do not satisfy this condition may still
function but a larger input clock amplitude is required [24]. Coarse maximum operation
frequency fmax could be estimated using the following equation:
fmax <
1
2 ln(2)CoutRout
≈
√
µnCox
(
W
L
)
5,6
IL
2 ln(2)Cout
(2.22)
where (W/L)5,6 is the cross-coupled latch section transistor size of M5,6, IL is the latch
current, and Cout the whole capacitance viewed at the output [23] (Cout ≈ CM3,4gs +CM5,6gs
neglecting Cdb). To increase maximum operating frequency both the following solutions
are possible:
1. increase IL by increasing the transistors size. This would mean increase the
capacitance Cout and the power dissipation making unattractive this solution.
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2. reducing Cout; Since drive transistor M3,4 should be large enough to quickly switch
the latch output state between the available output swing, CM3,4gs cannot be much
reduced. Therefore, the only way is to decrease CM5,6gs by decreasing the M5,6
transistors size. This solution involves a transconductance loss directly proportional
to
√
W5,6 which will be compensate increasing Rout. Because of this, too small
W5,6 value must be avoided to keep satified equation (2.21)
For leading the next stage, higher output voltage swing VOS is preferred to minimize
M3,4 transistors size. Logic high and low output voltage levels are Vdd and Vdd −RoutIL
respectively. Therefore, the output voltage swing equation becomes:
VOS = Rout · IL = IL√
µnCox
(
W
L
)
7,8
(VGS − VTH)
(2.23)
VOS is inversely proportionals to
√
W7,8, hence for high output voltage swing M7,8 small
transistors sizes are better. The trade-off between instability condition and fmax as
indicated in (2.22) should be take into account for the Rout. Finally input transistors
M1,2 should be large enough to minimize the voltage drop across the transistor keeping
the parasitic capacitances as small as possible [22]. For the most critical first CML stage,
the used transistor sizes are reported in Table I.
Transistors Width [µm]
M1,2 10
M3,4 6
M5,6 1.4
M7,8 10
Table I: First stage CML frequency divider transistrors width.
Another paramount design features are good extraction and minimization of parasitics
at the interface between the VCO and the frequency divider. Unpredicted and/or too
large parasitics can translate into a frequency mismatch between the tuning range of the
VCO and the sensitivity range of the frequency divider, making impossible the lock of
the PLO. Therefore, a compact and carefully laid out layout of the frequency divider
front-end allows the optimization of this interface by minimizing the parasitics. In order
to assess the robustness of the circuit against technology dispersions, several post-layout
simulations have been carried out under RC parasitic worst case of the VCO/divider
interface and for several corner cases for transistors. Figure 2.8 plots the simulated
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output frequency versus input frequency of the first CML divider stage. A slope of 0.5
certifies the proper operation of this divide-by-two stage. figure 2.8 shows that in the
6 GHz to 16 GHz frequency range, the CML divider stage is able to correctly work not
only under the typical corner case (TT) but also under the Slow-Slow (SSA) and the
Fast-Fast (FFA) corner cases, i.e. when the transistor transconductance is lower and
higher than its typical value, respectively. Note that the frequency range where the
circuit correctly works is larger (narrower) than the typical case when the transistors are
fast (slow). The SSA case is therefore the most critical one. Similar simulations have
been carried out for the other CML stages.
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Figure 2.8: Output frequency versus input frequency of the first CML divide-by-two frequency
divider for several corner cases under worst case parasitic extraction.
As far as the implementation of the last five division-by-two stages operating at
lower frequencies, CMOS latches are used as basic cells for a dynamic solution where the
transmission gates sample the input data and synchronize the transparent and opaque
states as shown in figure 2.7d. As pointed out in figure 2.4, a digital buffer, simply
composed by a cascade of two inverters, connects the CML and low frequency blocks.
The whole division chain exhibits a simulated power consumption of about 10.5 mW. The
small size of the whole frequency divider (figure 2.9), of 44× 154 µm2, is mainly resulting
from the inductor-less approach. Because in these conditions the connection between the
QVCO output and the frequency divider can be very short (only few microns as pointed
out in figure 2.9), RLC parasitic components of the connection are minimized ensuring a
good frequency matching of these blocks.
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Figure 2.9: Detailed layout of the interface between the QVCO and the frequency divider.
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fref fdiv
fdiv
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Vdd
Figure 2.10: Schematic of the designed PFD.
2.3.5 Phase frequency detector
Figure 2.10 shows the schematic of the designed Falling-Edge (FE) PFD [25]. When
input signals fref and fdiv are low, UP and DN are low and UP and DN are in pre-charge
mode. UP and DN go high only when both input signals are high and they go down only
in correspondence to fdiv and fref falling-edge, respectively. Phase difference is equal
to the width difference between UP and DN signal. When locking condition has been
reached, phase difference fall to zero and output signals width are the same. For this
reason charge pump current should be matched as much as possible. Thanks to the
absence of a reset signal, as more traditional PFD’s often require, this configuration is
dead zone free as demonstrates the simulated phase characteristic for small differents
phase shift shows in figure 2.11b. This property leads to a better phase noise of the PLO.
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It is worth noticing that the True Single Phase Clock (TSPC) solution is dead zone free
as well, but its implementation requires more transistors than the FE solution [25]. As it
combines good phase noise and compact layout, the FE solution has been adopted in
the present work. Further advantages offered by this structure are low dissipated power
and high speed operation. It is worth pointing out that for getting no dead zone and a
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Figure 2.11: Simulated PFD phase characteristic for small differents phase shift (a) and PFD
phase noise performance (b).
good linearity of the phase characteristic, the FE PFD should compare signals exhibiting
the same duty cycle with a value in the range of 50 % [25], which is the case of the PLO
reported in the present chapter. Under these conditions, the simulated phase noise of
the designed FE PFD, figure 2.11b is about −173.8 dBc/Hz at frequency offset of 1 MHz,
outperforming the −168.8 dBc/Hz claimed in [25]. Moreover, it has to be pointed out
that the PFD schematic depicted in figure 2.10 exhibits a differential structure. This
topology not only makes the PFD robust against common mode noise sources but also
provides up and down signals in both true and false forms, so that a differential CP can
be driven.
2.3.6 Charge pump and Loop Filter
To optimize in-band phase noise performances, CP should be carefully designed. For
this, a differential topology whit single ended output is selected for the CP, which is
able to improve the common mode noise rejection [21]. The schematic of the designed
CP is shown in figure 2.12. As previously highlighted, used PFD need good matched
charge pump currents. Nonetheless, output node mismatch between NMOS and PMOS
may cause mismatch current. To keep current mismatch as small as possible and hence
keep small refernce spurs amplitude, following solutions have been observed. Keeping in
mind the mobility difference between PMOS and NMOS, M7,8 are sized for transistors
17 CMOS and BiCMOS Buildings blocks for a microwave efficient frequency conversion, up to
millimeter-Waves.
2.3 Circuit design
DNDN
ICPICP
Iout
UPUP
Vdd
M1 M2 M3 M4
M5 M6 M7
M8
M9M10M11
M12
Figure 2.12: Schematic of the designed CP.
transconductance matching. Furthermore, M7,8 output resistance rds should be as high
as possible [12]. Longer devices and small charge pump current ICP are therefore better.
Longer channel transistors are also used in the bias current mirrors to improve the
current matching, as much as possible [26]. Finally, as known, the values of capacitance
and resistance implemented in the loop filter (see figure 2.4) depend on the desired
open loop gain. More precisely, as indicated in section 2.2 the capacitances are directly
proportional to Kϕ · KVCO/(ωBW)2 · N , where Kϕ is the gain of the CP, ωBW the
bandwidth of the PLO, and N is the division ratio of the frequency divider. Considering
Kϕ = ICP /2pi, values of the capacitances are also directly proportional to this current.
Hence, the size of the loop filter is kept small by setting ICP to 25µA. Table II summarizes
the transistor size of the designed CP. This low current value allows a second order
loop filter to be designed on chip (C1 = 44 pF, R1 = 27.09 kΩ and C2 = 3.39 pF). The
resulting bandwidth and phase margin are 500 kHz and 60 degrees, respectively. To
shrink the filter size as much as possible, polysilicon n-well capacitors are used for their
higher capacitance-area ratio.
Transistors W/L
M5−7 and M9−11 12µm/0.5µm
M1,2 and M3,4 8 µm/0.13 µm
ICP Current Mirror 12µm/0.6µm
M8,12 8.3 µm/1.2µm
Table II: CP transistrors width.
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2.4 Simulated performances
Because of computation time, the simulation of the locking transient of the whole PLL
was possible only at schematic level, that is in post-layout simulation were addressed.
As shown in figure 2.13, the QVCO control voltage Vtune reaches a steady value often
about 5 µs, demonstrating that the PLO feedback loop properly works. A small periodic
steady variation was observed, as highlighted in figure 2.13, which is due to the input
reference. RCc simulations predict a −15 dBm buffer output tone on 50 Ω load, overall
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Figure 2.13: Simulated transient PLO behavior.
biased with about 86 mA. The PLO output signal picked out before buffers (charged on
higher impedance) shows a great peak to peak sinusoidal amplitude of about 950 mV.
To perform a phase noise analysis with Cadence®, SpectreRF must first find a steady-state
solution of the DUT (device under test) with PSS (Periodic Steady State) analysis. If the
circuit has a periodic solution, then is possible perform a noise simulation. Nonetheless,
the time tc required to compute the noise depends on the number of circuit equations
describing the DUT (Ncircuits_ equations) and on the numbers of time points needed to
accurately render a single period of the solution (Ntime_ point), the latter when simulate
a PLL with large division ratio could be too higher making simulation impossible in
practice [11].
tc ∝ Ncircuits_equations·Ntime_point (2.24)
To walk around this problem, linear model based simulation tool described in [13] was
used. The tool was developed using MATLAB® Graphical User Interface environment
to build easier user interface and Simulink® models. The tool receives as input whole
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loop characteristic (such as KVCO, N , ICP, BW , PM and fREF) and the phase noise
contributions for each building block simulated as in PLO lock condition at transistor
level. Using these input the tool computes both the open and closed loop responses
together with the loop design specification, the zero-pole information, and the phase noise
spectra as well [13]. Each simulated buildings box phase noise contribution is reported in
figure 2.14, where the noise contribution of the reference signal is also reported (sky-blue
curve), as well. From these results, the PFD/CP block can be identified as the main
contributor to the PLO overall phase noise. Therefore, if the CP noise contribution will
be drastically reduced, the overall PLO performances may respect the stringent DVB-S
phase noise standard. This topic will be addressed in the experimental performances
section 2.5.
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Figure 2.14: Simulated closed loop phase noise contributions.
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2.5 Experimental performances
2.5.1 Measurements setup
Figure 2.15a shows the microphotograph of the fabricated prototype where each building
block of the PLO is highlighted. Note the buffers driving the 50 Ω load of the external
instruments in the higher chip side.The GSGSG pads for the differential RF output
(OL90°, OL270°) are also visible on the top of the chip. To keep the circuit as symmetric as
possible for the best balanced operation of the QVCO, two dummy buffers are connected
on both other RF outputs. These outputs are not available over pads for experimental
test simplification. Both pads on the left are implemented for the measurement of the
frequency divider output signals (DivQ et DivI). On the bottom, pads are visible for the
reference signal and power supply. The size of the whole chip is 920 × 1010 µm2, pad
enclosed but the PLO active area without buffers is about 450× 900µm2, which is quite
compact.
Buffers
Dummy Buffers
DivQ
DivI
FD
OL270◦ OL90◦
VddVdd REF
LFPFD-CP
Active area
(a)
VddVdd
GND
GNDGND REF
100nF
10nF
100pF
(b)
Figure 2.15: (a) Die microphotograph of the fabricated PLO, (b) test board detail with filtering
capacitors highlighted
For test simplification and quality purpose, the die is mounted on a PCB test board
and bias pads as well as the reference low frequency pad are wire-bonded to interconnection
lines. High frequency output signals are measured using coplanar micro-probes. Under
these conditions, only one differential RF probe is required, and the bias can be correctly
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filtered with 100 pF microcapacitors located as close as possible to the die and with
several smd capacitors with higher capacitance values of 10 and 100 nF placed more
distant as indicated in figure 2.15b. The bias voltage is supplied by a TTi Thurlby
Thandar Instruments PL330 32V-3A Power Supply Unit. Finally, measurements are
carried out inside a Faraday shielding, in order to minimize possible interferences with
parasitic signals.
2.5.2 Results
The differential output is applied to the single-ended input of the Rohde&Schwarz FSU67
Spectrum Analyzer by picking up only one signal and closing the other one on a 50 Ω load.
The tuning external reference frequency is obtained from the Marconi instruments 2042
low noise signal generator (10kHz÷ 5.4GHz). figure 3.4 shows the measured spectrum. By
sweeping the external reference frequency, a range of fcarrier from 14.2 GHz to 15.1 GHz
is observed, which matches the expected tuning range.
The PLO delivers a power of about −16.8 dBm on a 50 Ω load, and it is biased under
a current of 23.7 mA from 1.2 V supplied voltage (this bias is not taking into account
buffers consumptions which simulated values have been removed from the overall bias of
92 mA). These results are not far from simulated performances reported in 2.4.
The frequency divider output was tested using Tektronix DPO4054 500 MHz 2.5 GS/s
digital phosphor oscilloscope connected with DivQ et DivI . Using a 58.6 MHz reference
frequency, square waves with about fdiv of 58.6 MHz and 50% duty cycle have been
measured as shown in figure 2.16b, proof that the frequency divider properly work.
Unfortunately, quadrature information could not be obtained because of earlier phase
information is lost through frequency divider chains.
Then, the phase noise is measured using the Agilent Technology signal source ana-
lyzer E5052B (10 MHz÷ 7 GHz) associated with the microwave downconverter E5053A
(3 GHz÷ 26.5 GHz). Figure 2.17 shows the measured phase noise (red curve) for fcarrier =
15 GHz into a span ∆f from 10 Hz to 40 MHz. For example, the PLO exhibits a phase noise
L(∆f) = −86.3 dBc/Hz@∆f = 1 MHz and L(∆f) = −122.2 dBc/Hz@∆f = 10 MHz.
Figure 2.17 shows a very good agreement between measured (red curve) and simulated
(dotted blue curve) phase noise, indicating that the phase noise simulation tool correctly
works. It is here worth reminding that previous simulations (see section 2.4 gave
evidence that the PFD and the CP are the main contributions to the phase noise of the
whole PLL. Therefore, in order to discriminate between PFD and CP, the PFD phase
noise performance has been investigated using the following Figure-of-Merit for PFD
CMOS and BiCMOS Buildings blocks for a microwave efficient frequency conversion, up to
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Figure 2.16: Measured output spectrum (a) and DivQ et DivI frequency divider output (b)
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Figure 2.17: Comparison between measured and simulated phase noise.
(FOMPFD) based on Barenjee model and reported in [27]:
FOMPFD(dBc/Hz) = L(∆f)− 20 log10N − 10 log10 fs (2.25)
where N is the division ratio of the frequency divider and fs the external reference
frequency. The computed FOMPFD are listed in Table III. The FOMPFD exhibited in
the present work is only slightly higher than those claimed in the literature. This result
suggests that the PFD is not the circuit to be deeply improved.
Therefore, using FOMPFD, allows to find the circuit part that must to be enhanced, as
23 CMOS and BiCMOS Buildings blocks for a microwave efficient frequency conversion, up to
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Process fs [MHz] N
Phase Noise
[dBc/Hz]
FOMPFD
[dBc/Hz2]
This Work CMOS 130nm 58.6 256 -68.9@100kHz -194.7
[28] CMOS 130nm 1118.75 34 -85@100kHz -205.9
[29] CMOS 130nm 78 257 -77@100kHz -204.1
[30] CMOS 130nm 600 32 -85.6@100kHz -203.5
[31] CMOS 130nm 45.1 1024 -63@100kHz -199.8
[32] CMOS 65nm 18 1160 -55@50kHz -188.8
[33] CMOS 180nm 72 200 -73@100kHz -197.6
[34] SiGe:C BiCMOS 81.1 256 -68.66@100kHz -
[35] SiGe:C BiCMOS 250 63 -83@100kHz -203
Table III: In-Band performances comparison with other silicon-based PLL
in our case confirm the previous suspects that indicate the CP. Then, further investigation
on the CP phase noise is carried out. As indicated in [12], the phase noise contribution
of the CP is referred to the PLL input by dividing the total average noise at the CP
output by the gain Kϕ of this device. The following simple phase noise expression can
be derived:
θn = 2pi
√√√√[ 2Kµ
L2 f ICP
+ 4kT
(2
3
)√2µCOXW
I3CP L
]
·
(
tCP
T0
)
(2.26)
where K is a proportionality constant depending on the process, L is the channel
length of the CP’s transistors, µ is the channel electron mobility and tCP is the time
both current sources of the charge pump are on during each period T0. Equation (2.26)
indicates that, even if a low maximum value of the CP current ICP allows lower total
average noise, as reported in [21], for lower phase noise a higher ICP value is better [12].
As an illustration, Figure 2.18 compares two phase noise spectra simulated for the
previous ICP value of 25 µA and for a higher value of 300 µA. These spectra are then
compared with the DVB-S standard phase noise limits (red symbols) [6]. A phase
noise reduction of about 20 dB is observable, demonstrating the importance of the CP
contribution to the overall PLO phase noise. Moreover, Figure 2.18 points out that the
higher value ICP = 300 µA allows keeping the phase noise fair close to limits set by the
DVBS standard. In particular, the PLO phase noise is better than the standard close
to the carrier for offset frequency lower than 10 kHz, and away from carrier for offset
frequency higher than 1 MHz. In the 10 kHz÷1 MHz offset frequency range, the obtained
phase noise is fairly comparable with the standard. As already pointed out, since the
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Figure 2.18: Comparison between the simulated phase noise with 25 µA and 300 µA charge pump
current; red symbols are DVB-S standard phase noise limits.
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Figure 2.19: Charge pump current effects on phase noise performances reported with LF relative
size
capacitances are directly proportional to the gain of the charge pump, a trade-off between
the loop filter size and the phase noise performance must be found. In particular, a
ICP = 300 µA would require to increase by a factor of about twelve (C1 = 527.7 pF,
R1 = 2.25 kΩ and C2 = 40.82 pfarad) the value of the capacitances. For instance, the
loop filter of the measured prototype (figure 2.15a) occupies an area of about 15 800µm2
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(0.016 mm2); whereas for ICP = 300 µA, the occupied area of this filter increases to about
189 200µm2 (0.189 mm2). As indicated in figure 2.19, increasing more charge pump
current value, phase noise performance keep improving until about ICP = 450 µA at only
2 dB of the DVB-S standard. Furthers charge pump current augmentation does not allow
essential performances improvements.
This Work 1 This Work 2 [28] [29] [30]
Process CMOS 130 nm CMOS 130 nm CMOS 130 nm CMOS 130 nm CMOS 130 nm
Frequency [GHz] 15 15 38 20.05 19.2
Freq. Range [GHz] 14.2÷ 15.1 14.2÷ 15.1 37÷ 38.5 20.05÷ 21 17.6÷ 19.4
Supply [V] 1.2 1.2 1.2 1.5 1.3÷1.5
Power [mW] 28.43* 28.43* 51.6* 22.5 480.4
Chip Area [mm2] 0.45× 0.9* 0.45× 1.3* 1.5× 1.1 0.6× 1 1.7
Phase Noise
[dBc/Hz]
-68.9@100kHz
-86.28@1MHz
-122.3@10MHz
-84.3@100kHz
-97.17@1MHz
-129.7@10MHz
-85@100kHz
-97.5@1MHz
-77@100kHz
-98.5@1MHz
-116.1@10MHz
-84@100kHz
-101.2@1MHz
-113.5@10MHz
Ref. Frequency 58.6MHz 58.6MHz 1.1875GHz 78MHz 600MHz
Bandwidth [Hz] 500k 500k 15.625M 400k ≈4M
Filter/
Division_Ratio Integrated/Fixed Integrated/Fixed Integrated/Fixed Integrated/Progr Integrated/Fixed
ICP [µA] 25 300 250 70 -
Reported jitter rms
[ps] - - 0.24 - 0.65
Calculated jitter rms
[ps]
(Integration Range)
3.31
(10kHz÷40MHz)
0.64**
(10kHz÷40MHz)
0.36
(10kHz÷40MHz)
0.67
(50kHz÷40MHz)
0.78
(10kHz÷40MHz)
FOM [27] -215.1 -229.3** -235.3 -230 -216.9
[31] [32] [33] [34] [35]
Process CMOS 130 nm CMOS 65 nm CMOS 180 nm SiGe:C BiCMOS0.13 µm
SiGe:C BiCMOS
0.25 µm
Frequency [GHz] 46.2 20.88 15 20.76 15.75
Freq. Range [GHz] 45.9÷ 50.5 19.44÷ 21.6 13.9÷ 15.6 20.51÷ 21.27 14.25÷ 15.75
Supply [V] 1.5 1.2÷ 1.8 1.8 1.5 2.5÷1.5
Power [mW] 57, 45.8* 80 70 40 288
Chip Area [mm2] 1.16× 0.75 1.6× 1.9 1 0.84× 0.57 0.7× 0.8
Phase Noise
[dBc/Hz]
-63@100kHz
-72@1MHz
-99@10MHz
-65@100kHz
-100@1MHz
-126@10MHz
-73@100kHz
-103.8@1MHz
-68.66@100kHz
-97.17@1MHz
-68.66@100kHz
-97.17@1MHz
Ref. Frequency 600MHz 36MHz 71MHz 81.1MHz 250MHz
Bandwidth [Hz] 500k ≈70k 200k - ≈3MHz
Filter/
Division_Ratio Integrated/Fixed External/Progr Integrated/Progr Integrated/Fixed Integrated/Progr
ICP [µA] - - 600 100 -
Reported jitter rms
[ps] - - - - -
Calculated jitter rms
[ps]
(Integration Range)
2.57
(2kHz÷20MHz)
4.14
(10kHz÷40MHz)
1.56
(10kHz÷40MHz) -
1.44
(10kHz÷40MHz)
FOM [27] -214.5 -208.6 -216.7 - -212.3
* Without buffers implemented for characterization purpose
** With ICP = 300 µA
Table IV: Performances comparison summary with other silicon-based PLL.
For an evaluation of this work, the proposed PLO is compared with other silicon-based
PLL already reported in the literature. The comparison is carried out by using the
following Figure-of-Merit [27]:
FOMPLL(dB) = 10 log10
[(
σt,PLL
1s
)2
·
(
PDC
1mW
)]
(2.27)
where σt,PLL is the RMS jitter and PDC is the DC power consumption. When only the
phase noise spectrum is reported, a short script, developed in Matlab code, computes
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the jitter through the following formula [27]:
σ2t,PLL =
1
2pi2f2carrier
∫ ∞
0
LPLL(∆f)d∆f ∼= 12pi2f2carrier
∫
W
LPLL(∆f)d∆f (2.28)
where LPLL is the phase noise of the PLL and W is the finite offset frequency integration
range. The used value of W for each reference is listed in Table IV. In the limits of
the data available in each reference, efforts are made to keep W as uniform as possible
(about 10 kHz ÷ 40 MHz frequency range), in order to get a homogeneous comparison.
figure 2.20 shows the computed results where each reference is related at the DC Power
consuming and jitter variance. The FoM of the proposed PLO is well located in the
comparison with the literature, since it is close to −215 dB in the case of a ICP = 25µA
and falls down to about −230 dB in the case of a ICP = 300 µA. figure 2.20 shows also
the jitter variance limit (red line) calculated with equation (2.28) using the phase noise
limit of the DVBS standard, which is previously reported in figure 2.18. One can see
that the presented PLO comes closer to the two best performances [28], [29] and it is
close to the DVBS jitter limit when an increase of the loop filter occupied silicon space is
acceptable, in relation to the increase of the charge pump current.
A more detailed performances comparison is summarized in Table IV. Note the
low power consumption of the PLO described in the present chapter when the buffer
contribution is neglected; its 28mW are challenged only by the PLL reported in [29] and
several times lower, between two and sixteen times, the power dissipated by the other
PLL’s. This result in addition with the small silicon occupied area give to the proposed
PLO a large interest in the case of mobile and/or energy self-sustaining applications
where the dissipated power should be kept as low as possible.
2.6 Conclusions
This chapter reports on the design of a low-power integer-N PLO fabricated in a low cost
130 nm CMOS technology. The proposed PLO operates in the Ku-band, generating an
output tone in the 14.16÷ 15.12 GHz frequency range. The power delivered to a 50 Ω
load is about −16.8 dBm and the phase noise is −86.3 dBc/Hz for an offset frequency of
1 MHz and of −122.2 dBc/Hz for an offset frequency of 10 MHz. The PLO sinks 23.7 mA
from 1.2 V supply. The discussion of the experimental data points out that the charge
pump is the main responsible for the measured phase noise level. Once compared in
terms of jitter with other silicon-based PLO’s and PLL’s reported in the literature, the
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Figure 2.20: Jitter and power comparison between the PLO reported in this work and others PLL
reported in the literature in term of FOMPLL.
PLO of this work is well aligned if the charge pump current is set to a value that keeps
the loop filter integration. For higher charge pump current the PLO performs better than
a large number of the other PLO’s and PLL’s, even if this high level of performances
goes with an increase of the loop filter silicon area. These results demonstrate that a
low-cost 130 nm CMOS technology is very promising for DVBS, where only discrete
components or SiGe technologies have been employed until now. On the other hand, the
reported prototype opens also the way to the fabrication of the front-end of a Ku-band
microwave radiometer. For this application, the interest of the proposed PLO comes from
the large reduction of the antenna size with respect to X-band radiometer, because of
the higher operation frequency. In addition, its low dissipated power makes the proposed
PLO up-and-coming for use in a smart sensor network for the detection of wild fire in
outdoor environment. In this case, the low DC consumption is very welcome to supply
the electronics with a small dimension energy harvester.
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3.1 Introduction
The main purpose of a receiver is to recover the transmitted signal from an often jammed
noisy RF spectrum. This situation results in stringent constraints on the overall noise
figure, gain and linearity of such component straightly relied to the performance level
of the whole wireless system. In such receiver, the down-conversion mixer may impact
the overall receiver’s performances, especially at very high frequencies, because of the
limited gain values of the preceding LNA. Active mixers (e.g. Gilbert’s Cell and its
derivatives) are often employed since they usually provide some gain and are known to
require a low power level as local oscillator (LO) signal. However, linearity and noise
performances are averages. On the other hand, passive mixers are preferred in zero-IF
receiver architectures thanks to the absence of flicker noise. They also provide very
good linearity and low intermodulation, but suffer from conversion losses. More recently,
passive mixers pumped by a 25 % duty-cycle square LO signal have been introduced [36].
This technique cancels out the crosstalk usually observed in IQ receivers driven by 50 %
duty-cycle LO signal and increases the overall receiver’s gain by at least 3 dB [37, 38].
Additionally, the resistive mixer operates as a sampler and the conversion losses are
almost entirely cancelled theoretically when used in a voltage-driven configuration [39].
However, this solution appears to be frequency-limited because of the circuits involved in
the generation of such low duty-cycle LO signal since they cannot be pushed beyond few
GHz [40,41].
The work presented in this chapter proposes to extend the frequency-range of such
architecture by at least one decade, up to 27 GHz. After a short introduction on the
application of sampling theory to perform frequency conversion, an analytical model of a
double-balanced sampling mixer is described. Thanks to this model, the main factors
limiting the frequency of operation of the mixer are identified and used to specify the
LO signal waveform.
These constraints are taken into account in the design an original circuit, which might
be described as a pulse shaper. The circuit is fully described in section 3.5.
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Finally, a sampling mixer is designed and presented. Simulations and measured
results are given in Section 3.6.
3.2 The frequency translation using sampling theory
As known, a mixer performs the frequency shifting operation by multiplying two signal.
The mixing operation can be obtained by either device nonlinearities or using quasi-linear
perfect multipliers (e.g. Gilbert-cell with LO and RF voltages amplitudes lower than Ut).
Another way to perform frequency mixing is to take advantage of sampling theory to
design a sampling mixer [42]. The circuit is built with a switch (MOS device) loaded by
a capacitor and operates as a sample-and-hold circuit (see figure 3.1).
IFRF
LO
C
S
Figure 3.1: Simplified model of sampling mixer.
The IF voltage vif(t) is determined by convolving the sampled RF voltage vrf(t) with
rectangle function Π( tTLO − 12):
vif(t) =
[
vrf(t) ·
+∞∑
n=−∞
δ(t− nTLO)
]
∗Π( t
TLO
− 12) (3.1)
The Fourier transformation of 3.1 gives the spectrum of Vif(f):
Vif(f) = sinc(pi fTLO) ·
+∞∑
n=−∞
Vrf
(
f − n
TLO
)
· e−jpifTLO (3.2)
The spectrum of the IF voltage is periodic. It exhibits a sinc trend as depicted in
figure 3.2 where the zeros of the function are placed at every n/TLO multiples. Mixing
operation occurs and the RF spectrum is duplicate at IF frequency and also around the
zero of the sinc.
This basic theory helps to understand how it is possible to perform frequency mixing
signal using an ideal switch.
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Figure 3.2: Spectrum of the IF voltage.
However, the sampling mixing operation also depends on LO signal characteristics
such as amplitude, duty-cycle and transition times. A more elaborated model is developed
in the following section to take these contributions into account and hence establish the
design constraints of the following pulse generator.
3.3 Analytical modeling of sampling mixer
The ring mixer structure is constituted by four NMOS transistors connected as shown
in figure 3.3. A differential LO signal, identified with LO and LO labels respectively, is
applied to the gates of each transistor pairs M1 −M3 and M2 −M4. The differential RF
signal enters the circuit by the drains of each transistor while IF is collected between
each pair of sources by an IF amplifier.
IF Amp
LO
LO
LO
LO M1 M2
M3 M4
vRF(t)
Figure 3.3: Schematic of a ring mixer.
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3.3 Analytical modeling of sampling mixer
To perform the conversion gain calculation, this mixer is reduced to the circuit
network shown in figure 3.4a. Each transistors pair of the mixer is modeled by a time-
varying drain-source conductance g(t) and g (t− TLO/2) driven by LO and LO voltage
respectively. The input of the IF amplifier is modeled by a capacitor named cL.
g(t)
g(t)
g(t− TLO
2
)
g(t− TLO
2
)
vif(t)vrf(t)
cL
+ −
(a)
gth(t)
vif(t)
vth(t)
cL
(b)
Figure 3.4: Equivalent schematic of the mixer (a) and its Thévenin representation from IF
balanced output (b).
3.3.1 Simplified electrical network derivation
The following analysis employs analytical developments similar to [43]. But unlike this
reference, the drain-source time-varying conductances are assumed to swing between
two finite limits 1/rON and 1/rOFF , defining the ratio γ = rOFF/rON. Finite and equals
rise and fall times are also accounted through the parameter τr. These parameters
depend on LO voltage amplitude along with gate-source DC voltage bias. Starting with
these assumptions, the variations over time of conductances g(t) and g (t− TLO/2) are
illustrated in figure 3.5 from low duty-cycle LO and LO voltages.
From the balanced IF output point of view, the network of the figure 3.4a can be
simplified into a Thévenin equivalent generator. The result of this transformation is
shown in figure 3.4b with an open voltage vth(t) and an equivalent conductance gth(t)
both expressed as:
vth(t) = vrf(t) ·
g(t)− g
(
t− TLO2
)
g(t) + g
(
t− TLO2
) = vrf(t) ·m(t) (3.3)
gth(t) = g(t)//g
(
t− TLO2
)
=
g(t) + g
(
t− TLO2
)
2 (3.4)
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Figure 3.5: Waveform of the driven voltage signals LO and LO (a),(b) and the relative conductances
variation.
This simplification defines a mixing function m(t) and the Thévenin conductance
gth(t), whose variations over time are plotted in figure 3.6. The peak conductance gthmax
and the mean value gthmax of gth(t) are also derived and expressed by:
gthmax = max
g(t) + g
(
t− TLO2
)
2
 (3.5)
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gth =
1
TLO
TLO∫
0
gth(t) dt (3.6)
= d (rOFF − rON) + rON
rOFFrON
(3.7)
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Figure 3.6: Waveforms of mixing function m(t) (a), and Thévenin conductance gth(t) (b).
3.3.2 Time-domain analytic conversion gain calculation
Starting from this representation of the mixer, it is demonstrated in [43] that the circuit
can be cut out in several cascaded transfer functions as illustrated in figure 3.7. The input
RF voltage vrf (t) is multiplied by a function m
′(t), amplified by a factor A, and filtered
by a single-pole low-pass filter. m′(t) and A are derived from previous calculations and
are defined as follows:
m
′(t) = gth(t)
gthmax
m(t) (3.8)
A = gthmax
gth
(3.9)
A conversion gain function GC(t) is then defined in the following relation (3.10). Its
transient variation exhibits a trapezoidal waveform as shown in figure 3.8.
GC(t) =
gth(t)
gth
·m(t) =
g(t)− g
(
t− TLO2
)
2 gth
(3.10)
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Figure 3.7: Equivalent block diagram of the sampling mixer for conversion gain calculation
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Figure 3.8: Conversion gain function waveform.
3.3.3 Discussion on the low-pass filter
The low-pass behavior of the mixer is due to the capacitive input impedance of the
amplifier connected at the IF terminal. This equivalent capacitor cL is essential to let
the mixer operate as a sample-and-hold circuit. The cut-off frequency of this filter is ωc,
expressed in (3.11).
ωc =
gth
cL
(3.11)
Its value has to be very carefully chosen. ωc must be much lower than 2ωLO, as
demonstrated in [43]. But it also must be higher than ωIF to avoid any filtering effect on
the IF signal. Both limitations lead to the following inequality:
ωIF <<
gth
cL
<< 2ωLO (3.12)
In other words, cL must remain within a limited range of values illustrated by the
following graph (figure 3.9) to avoid unnecessary extra losses on mixer’s conversion gain.
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Figure 3.9: Condition on cL to optimize conversion gain.
3.3.4 Frequency-related analytic conversion gain derivation
It is now easy to derive the frequency-related analytic conversion gain from the time-
domain expression (3.10) using Fourier transformation. The full calculation is given in
appendix A but the main result is reported as follows:
F (GC(t)) = GC,max · sinc (piτrfRF) sinc
(
pi
fRF
fLO
γ
)1− e−jpi
fRF
fLO
 (3.13)
In this expression, GC,max depends on rON, rOFF and the duty-cycle d. Its expression is
calculated as detailed below:
GC,max = max
g(t)− g
(
t− TLO2
)
2 gth
 (3.14)
= rOFF − rON2 · [d (rOFF − rON) + rON] (3.15)
The conversion gain is finally deduced from (3.13) using (3.15) and becomes:
Gc1(γ, d) =
(γ − 1) d
2 [d (γ − 1) + 1] · sinc (piτrfRF) sinc
(
pi
fRF
fLO
d
)1− e−jpi
fRF
fLO
 (3.16)
However, this relation is only valid if the condition d ≥ τr is respected. If 0 < d < τr,
the conversion gain vanishes as channel conductance is no longer able to reach the
maximal 1/rON value. In this range, the conductance variation behavior over time
follows a triangle shape leading to another expression of the conversion gain summarized
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below and developed in appendix A:
Gc2(γ, d) =
(γ − 1)
2 [d (γ − 1) + 1] ·
(
d2
τrfLO
)
· sinc2
(
pid
fRF
fLO
)1− e−jpi
fRF
fLO
 (3.17)
3.3.5 Discussion on sampling mixer’s conversion gain
Using expressions (3.16) and (3.17), it is now possible to plot the conversion gain for
any duty-cycle comprised between 0 and 0.5. Based on data found in the literature [44],
γ ratios have been deliberately chosen in the range 0 to 100. A fixed value of 5 ps
for τr is also chosen to keep calculations within realistic ranges further observed by
electrical simulations and presented later in this chapter. A first example calculated
for fLO = 19 GHz and fRF = 20 GHz is plotted in figure 3.10. This graph shows that
conversion losses lower than 2.1 dB are reached among duty-cycle values ranging from
12 % to 29 % and γ ratios exceeding 40. This result is in line with what was expected
from such mixer topology.
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Figure 3.10: Conversion gain with fLO = 19 GHz, fRF = 20 GHz
The sinc(x) function within (3.16) also suggests that the conversion gain may be
canceled at RF frequencies around 2fLO ± fIF . On the contrary, the mixer might be
able to downconvert RF frequencies around 3fLO ± fIF with moderate losses. Both
assumptions are verified by the model using the aforementioned LO frequency of 19 GHz
but with RF frequencies of 39 GHz and 58 GHz. These results are displayed in figures
3.11a and 3.11b respectively. At an RF frequency of 39 GHz, the conversion gain is always
lower than −23 dB regardless γ and d values. On the contrary, conversion gains going up
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to −5 dB are predicted by the model using duty-cyle from 5 % to 22 % when frequency of
the RF signal is centered around the third harmonic of LO frequency. However, practical
implementation of such mixer will induce stringent constraints on the duty-cycle of LO
pulsed signal since conversion gain vanishes as duty-cycle tends toward values around
33 % and because the best conversion gain is obtained at a d of 10 %, a quite hard-to-reach
value especially when the fundamental frequency increases beyond tens of GHz.
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Figure 3.11: Calculated conversion gain with fRF = 39 GHz in (a) and 58 GHz in (b). fLO =
19 GHz.
The best possible conversion gain can be reached by setting τr to zero with an infinite
γ. The expression (3.17) then simplifies as
Gc3 =
1
2 · sinc
(
pi
fRF
fLO
d
)1− e−jpi
fRF
fLO
 (3.18)
The maximum conversion gain of the fundamental sampling mixer is plotted in figure
3.12 with 0 < d < 0.5. Its value can reach 0 dB at a zero duty-cycle but this limit is
impractical because of the finite values taken by τr (figure 3.12.a) and γ (figure 3.12.b).
These graphs show that τr must be lower than 7 ps at 19 GHz. The optimal duty-cycle is
16 % with a γ of 60. One must note that the very well-known conversion losses of 2/pi
(∼ 4 dB) is found at a 50% duty-cycle with this analytic model.
The maximum conversion gain of the sub-sampling mixer is plotted in figure 3.13
with 0 < d < 0.5. The condition on τr is now more stringent than previous configuration
since the optimal duty-cycle is 8 % with the same γ of 60.
This section has investigated the development of an analytic model for a sampling
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Figure 3.12: Estimated conversion gains by the model in “normal condition” (fLO = 19 GHz,
fRF = 20 GHz) with: (a) different τr values fixing γ = 60 and (b) different γ values fixing
τr = 5 ps.
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Figure 3.13: Estimated conversion gains by the model in “sub-harmonic condition” (fLO = 19 GHz,
fRF = 58 GHz) with: (a) different τr values fixing γ = 60 and (b) different γ values fixing τr = 5 ps.
mixer based on a double-balanced passive topology involving NMOS devices. The goal
was to predict the behavior of the circuit at RF frequencies around LO frequency and its
harmonics. Two efficient operating conditions have been highlighted using RF frequencies
around fLO ± fIF and 3fLO ± fIF . The conditions on τ and γ have been defined to
optimize the conversion gain in both configurations. These conditions will serve as
starting points for the design of a pulse-shaping circuit described in the next part of this
work.
39 CMOS and BiCMOS Buildings blocks for a microwave efficient frequency conversion, up to
millimeter-Waves.
3.4 K-band pulse shaping circuit
3.4 K-band pulse shaping circuit
The previous section has highlighted the importance attached to the LO voltage duty-
cycle d as well as the ratio γ of time-varying conductances in maximizing the conversion
gain of a sampling mixer. It must be recalled that γ depends on LO voltage amplitude
and the higher the LO voltage amplitude, the greater is the challenge for transition time
τr minimization. It has been shown that the generated pulses should have an amplitude
able to provide γ ratios higher than 40, duty-cycle values comprised between 20 and 25 %
and an estimated rise-fall time lower than 7 ps.
The previous model does not clarifies its dependence over LO voltage amplitude
since only γ is used. Because the channel of the NMOS becomes capacitive when turned
in its OFF state, γ appears as a frequency-dependent dynamic parameter. It is then
difficult to define a rigorous relationship between γ, the amplitude of the LO voltage and
Vth. Electrical simulations are preferred in such conditions. A 19 GHz LO voltage with
a duty-cycle of 25 % has been applied to a ring mixer loaded by an optimal capacitor
regarding the IF frequency of 1 GHz. The RF frequency has been set to 20 GHz.The
simulation results are presented in figure 3.14 using three different minimum LO voltage
levels from 100 mV to 200 mV under Vth. Conversion gain is plotted at LO voltage
amplitudes in the range 150-500 mV. These data demonstrate that the minimum voltage
amplitude to consider is 400 mV to obtain conversion losses better than 2.3 dB. This
value has been used in the following analysis.
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Figure 3.14: Different conversion gain obtained by different 25 % LO square wave voltage amplitude.
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3.4.1 Pulse generators in the literature
Pulse generators are widely employed in several circuits such as sampling mixer or
impulse-based Ultra Wide Band (UWB) transceiver. Impulse-radio UWB often employ
Gaussian pulse generators [45,46]. These circuits employ very different topoloies using
combinational logic blocks, or fully analog circuits. They often exhibit amplitude levels
going up to 600 mV but with a pulse repetition frequency always far lower than 1 GHz
making them unsuitable for our application.
25% duty-cycle pulsed voltage generators are also widely used to drive sampling
mixers [37] or passive mixers [47–49]. All these published works implement logic-based
circuit topologies involving several logic latches and gates. For example, [46] employs
an inverting delay line and a NOR gate to generate narrow pulses. Inverters and AND
gates are used in [47]. The major issue of such circuit topologies is that they cannot be
pushed beyond few GHz. The highest operating frequency has been spotted at 5 GHz
in [40]. Since an operating frequency higher than 20 GHz is targetted here, logic-based
circuits are really unpractical using actual CMOS technologies. Even very fast ECL logic
circuits will lead to insufficient voltage levels and cannot be considered as well. The only
remaining solution is to consider fully analog circuits. Rather than creating a pulse, the
solution proposed bellow is to implement a system capable of transforming a sinusoidal
voltage to a voltage pulse.
3.4.2 A pulse-shaping circuit based on Class-C technique
The schematic of the pulse shaper is shown in Fig.3.15. Heterojunction bipolar transistors
(HBT) have been preferred instead of NMOS devices thanks to their much higher ft. It
is worth noticing that a device with higher ft frequency means that the device presents
both lower parasitic capacitances and time delays.
A class-C low conduction-angle amplifier has been chosen to create current pulses
from the sinusoïdal input voltage Vin. The principle of operation of such circuit is
illustrated in figure 3.17. Q1 is used in a common-emitter (CE) configuration and is
responsible of the current pulse generation. A common-base (CB) is added to reduce
the transition time, increase the gain and the bandwidth of the cascode circuit formed
by both transistors Q1 and Q2. Thanks to this circuit, the sinusoïdal input voltage Vin
is translated into an high-amplitude low-duty-cycle current at the collector of Q2 as
seen in figure 3.17(b). This current produces an high-amplitude high-duty cycle voltage
across the L1R1 network (figure 3.17c). The DC voltage signal Vctrl drives the conduction
angle of Q1 and subsequently on pulse width, transition times, and amplitude. The
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Figure 3.15: Schematic of the pulse shaper.
inductor added to the load L1 provide some peaking and resonate with parasitic output
capacitances helping to reduce transition times of the pulsed current. The effect of L1 on
the output voltage of the first stage VA is shown in figure 3.16. The best compromise
was found with values in the range 130-200 pH. In this range, the amplitude is improved
with no increase in the duty-cycle. Placing this inductance in series with R1 makes less
sensitive the circuit to inductance variations. A value of 165 pH has been chosen for L1.
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Figure 3.16: Simulated waveform at the class-C output with different L1 values comparison.
3.4.3 Class-A inverting amplifier
The first stage creates a reversed voltage pulse which is placed in the right direction
by the second stage. This part of the pulse shaping circuit employs an ultra-wideband
degenerated common-emitter amplifier featuring nearby unity gain. This stage must be
able to handle up to 1Vpp amplitude without saturating. The linearity, bandwidth and
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Figure 3.17: Pulse waveforms in different points of the pulse shaper: sinusoïdal input voltage (a),
class-C current (b), output voltage (c), and output class-A voltage (d).
gain are adjusted by using the degeneration resistance R3. The bandwidth was of major
concern since all harmonics of the pulsed signal need to be reversed to keep the sharp
rise and fall times of the incoming signal. Q3 is biased at the optimal collector current
(around 14 mA) to provide the required bandwidth. This solution was preferred against
cascode topology because of linearity requirements. Finally, the inductor L2 placed after
R2 improves the bandwidth by about 28 GHz as shown in figure 3.18.
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Figure 3.18: Simulated AC gain of Class-A amplifier.
3.4.4 Layout considerations and final simulations
The layout of the circuit is reported in figure 3.19. The contribution of interconnects
parasitics is considered using 3D electromagnetic simulations (EM) because parasitic
extraction tools are not reliable at very high frequencies since inductive contribution is
neglicted. Both inductors L1 and L2 are also modeled through EM simulations to benefit
from their accuracy.
VinVctrl
Vbias1
Vdd
Vbias2
Vdd
Vg Vout
L1
L2
Figure 3.19: Pulse shaper layout.
The post-layout simulated output waveform is plotted at 19 GHz in figure 3.20 with
and without inductors L1 and L2 to highlight their benefits. The displayed voltage is
characterized by a duty-cycle of 22 % and a peak-to-peak amplitude of 560 mV. The pulse
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waveform can be approximated by a trapezoidal waveform also represented in figure 3.20,
defined with a τr of 5 ps which has been used into the model reported in section 3.3.
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Figure 3.20: Simulated output waveform of the pulse shaper at 19 GHz.
The circuit draws 45 mW from a supply voltage of 2.4 V. 5 mA is sank in class-C
pulse shaper and 14 mA by the class-A. The consumption is somewhat high, but it wasn’t
of concern. There is a large room for improvements, by using better bias strategies,
changing active device sizes, finding better compromises, improving the layout footprint,
etc. However, all these results indicate that a sampling mixer may be able to perform
very well at 19 GHz.
Finally, the figure 3.21 represents a Monte Carlo analysis of the peak-to-peak amplitude
regarding process and mismatch variations within active and passive devices. This
simulation has been performed for 100 samples at a constant temperature of 27 °C. This
graph shows a peak voltage around 550 mV with more than 70 % of samples included in
a range from 480 to 620 mV. This result is satisfying and demonstrates the robustness of
the design.
Since this pulse shaper has been designed to drive the capacitive impedance of the
gate of MOS transistors, the circuit hasn’t been tested stand-alone. It’s experimental
evaluation has been performed indirectly through the mixer characterization described in
section 3.6.
3.5 Description of the fundamental sampling mixer
To design the frequency converter, the pulse shaper described in the previous paragraph
is associated with a ring mixer. Two copies of this circuit are required. A balanced
amplifier is connected at the IF outputs of the ring mixer. This circuit brings the
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Figure 3.21: Monte Carlo simulations representing Peak-to-peak amplitude for 100 samples.
capacitive impedance cL mentioned in the theoretical study in section 3.2. Such an
input impedance is crucial for the proper functioning of the whole down-converter. An
arbitrary IF frequency of 1 GHz is chosen. No amplifier is added before the mixer to
avoid limiting the RF bandwidth by this amplifier. In doing so, the RF bandwidth of
the down-converter is set by the pulse generators, which is precisely what we are looking
after. The block diagram of the chip is depicted in figure 3.22.
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Amplifier
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Figure 3.22: Block diagram of the fundamental sampling mixer.
3.5.1 Mixing device sizing optimization
The mixer employs the well known ring topology (see figure 3.22). It involves four NMOS
devices biased at VDS = 0V to provide a time-varying conductance between drain and
source, driven by the voltage applied between gate and source. Since device geometry
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strongly affects the mixer performances in terms of conversion gain and linearity, the
number of gate fingers, the length and width must be chosen very carefully. The mixing
devices geometry also influences the transition times of the pulsed LO voltage due to the
overall capacitor brought between gates connections of the ring mixer.
Several electrical simulations were performed on the ring mixer driven by pulse shapers
to determine the geometry leading to the best performances and/or compromise. The
smallest NMOS length of 120 nm is used to minimize the gate capacitor and to avoid
penalizing the linearity [50]. Twelve gate fingers are also used to minimize the gate
extrinsic resistance. The mixer linearity and conversion gain are plotted in figure 3.23 for
various NMOS widths between 6 and 200 µm. These results demonstrate that conversion
gain and linearity cannot be optimized together using the same device. A compromise
has to be found and a NMOS size of 36 × 0.12µm2 is chosen. With this device, the
linearity picked at the mixer’s output reach −3.8 dBm and conversion losses are about
2.2 dB. Since the mixer is based on voltage sampling, the linearity expressed in dBm
is obtained from the IF output voltage assuming an ideal unity-gain differential buffer
loaded by 50 Ω at each output.
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Figure 3.23: Conversion gain and linearity variations of the ring mixer versus NMOS widths.
3.5.2 IF Amplifier
This circuit employs a schematic developed in a previous project, given in figure 3.24. The
bias current of the input differential pair is adjusted to provide a sufficiently high input
impedance (1 kΩ) with the correct capacitance at 1 GHz to fit mixer’s requirements. The
differential pair is followed by two collector-coupled buffers to lower the output impedance
without degrading the voltage gain of the first stage. Due to tight time constraints, we
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have not adjusted the linearity of the circuit. The measurements presented in the next
section highlight the lack of linearity of this circuit, preventing us from knowing the true
measured linearity of the mixer. The simulated voltage gain of this circuits is 15.3 dB
The DC bias voltage present at both input terminals is 1.9 V. This voltage is also
applied to the sources of the mixing devices. A bias tee has been added at the output of
the pulse shaper (see figure 3.15) to provide the required DC voltage Vg at the gates of
the mixing devices.
IFin+
IFin− IFout+
IFout−
Q1 Q2
VddVdd
Figure 3.24: Schematic of the IF amplifier.
3.6 Experimental results
The circuit has been processed using a 0.13µm BiCMOS SiGe technology from IBM. The
die photograph is shown in figure 3.25, where each building blocks of the downconverter
are highlighted. The GSGSG RF input pads are placed in the left of the chip while LO
and IF terminals are at the bottom and the right of the chip respectively. Each block
is fed with separate supply voltages to monitor the power consumption of the different
parts of the chip. The dimensions are 1.2× 2.4 mm2 including pads. The whole chip is
biased under 2.4 V and consumes about 109 mW, split into 87 mW for both pulse shapers
and 22 mW for the IF amplifier.
3.6.1 Description of the test-bench
A test-bench presented in figure 3.26 has been assembled to measure conversion gain, 1 dB
compression point and noise figure (NF). The chip is characterized using RF-probes at
RF and IF ports. The IF balanced output is attached to an external 180° hybrid coupler
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Figure 3.25: Die micro-photograph of the fabricated down-converter.
through a GSSG RF-probe. An Agilent Vector Network Analyser PNA-X N5247A is
connected at the RF terminals of the chip. This equipment contains two RF internal
sources which can be synchronized in phase and amplitude. This ability has been
employed to deliver a perfectly differential RF signal to the corresponding pads of the
chip. This solution is far more flexible, accurate and broadband than using an external
balun since an RF balanced signal covering the full range of the PNA-X starting from
10 MHz to 67 GHz can be synthesized.
PNA-X Mixer
under test
External
balun
RF IF
IFout
LO
LOin
off-chip
rat-race
balun
Figure 3.26: Test-bench used for mixer characterization
Finally, a rat-race balun fed by a GSG RF-probe provides the required balanced
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LO signal to the chip. It has been designed over alumina and optimized for a center
frequency of about 19 GHz and is detailed in the following subsection 3.6.2. All cables,
RF-probes and external baluns are de-embedded to shift the RF and IF measurement
reference planes to the pads of the chip.
300µm
LO
DC VoltagesDC Voltages
Figure 3.27: Balun-die interface with wires bonding and DC-filtering microcapacitors.
3.6.2 K-band rat-race balun
The balun has been designed on a 5 mils (127 µm) alumina substrate to keep microstrip
lines compatible with the size of the RF pads of the chip. It is placed close to the chip
and stuck on a FR4 test board (Figure 3.28). Both circuits are connected together using
bonded wires as shown in figure 3.27. The coupler is optimized to match the low input
impedance of about 34 Ω at 19 GHz of both pulse shaping circuits. An open circuit is
uesd at the isolated port (N°4) instead of the usual matched load to avoid via hole drilling
to the ground underneath. The balun microphotograph is shown in figure 3.30. The
upper sides of this circuit have been used to provide DC bias voltage. Decoupling chip
capacitors are also displayed. The design has been verified using 3D EM simulation.
Measured and simulated S-parameters are presented in figure 3.29 and EM simulation
are fitting fairly well to measurements. The usable LO frequency range extends from
14 to 26 GHz. Its center frequency is around 17.8 GHz and has driven the experiments
presented in following sections.
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Figure 3.28: FR4 test board.
10 15 20 25 30
-20
-15
-10
-5
0
5
HFSS
Measurement
Frequency [GHz]
D
el
ta
M
ag
ni
tu
de
[d
B
]
(a)
10 15 20 25 30
-20
0
20
40
HFSS
Measurement
Frequency [GHz]
D
el
ta
P
ha
se
[d
eg
re
e]
(b)
Figure 3.29: Simulated and measured S-parameters delta magnitude (a) and delta phase (b) of the
alumina balun.
3.6.3 Conversion Gain
Fig.3.31 shows simulated and measured power conversion gains with fRF = 18.8 GHz
and fLO = 17.8 GHz in the LO power range starting from −11 dB to 2 dB. This result
is plotted at a constant VG of 2.45 V but Vctrl is adjusted to the optimal result for
each displayed data point. Electrical simulations agree very well with measurements
with a nearly constant offset of 0.2 dB in favor of simulations within the displayed LO
power range. Knowing the simulated voltage gain of the IF amplifier, the mixer voltage
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Figure 3.30: Rat-race balun microphotograph.
conversion gain is estimated and displayed in figure 3.32. Using this graph, a conversion
gain of −2.1 dB is observed with a LO power of −1 dBm. This result is very close to the
−2 dB predicted by the analytic expression ((3.16)) with an estimated duty-cycle of 28%,
a ratio γ of 60 and a transition time of 5 ps.
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Figure 3.31: Measured and simulated conversion gain.
3.6.4 1 dB Compression point
Measured input and output referred 1 dB compression points of−25.7 dBm and−12.3 dBm
respectively are extracted from figure 3.33 at a LO power of −1 dBm. Once again, this
result is very close to simulated data (−24.5 dBm and −10.8 dBm respectively) and are
limited by the IF amplifier. If this amplifier is replaced by its small-signal model in
electrical simulations, the limitation brought by the ring mixer can be extracted. Such
electrical simulations result in another input-referred 1 dB compression point of −5 dBm
for the passive mixer which leads to an output referred compression point of +8.7 dBm.
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Figure 3.32: Mixer-only simulated conversion gain.
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Figure 3.33: 1 dB compression point extraction with fRF = 18.8 GHz and fLO = 17.8 GHz .
3.6.5 Noise Figure
The cold source technique is employed to measure the noise figure of the down-converter.
Two 50 Ω resistances placed at room temperature (297 K) are connected to the RF
terminals of the mixer. The noise power Nmix produced at the output of the circuit is
amplified by an external LNA and measured using a spectrum analyzer. The test-bench
contribution is de-embedded from the raw measured noise power spectrum density, and
the equivalent noise temperature of the mixer Tmix is computed using (3.19):
Tmix =
Nmix∑
Gc ·∆f (3.19)
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All the RF frequency bands falling into the same IF must be counted for a reliable
equivalent temperature extraction. Those bands are centered on kfOL ± fIF (k ∈ N).
Fortunately, conversion gains vanish as k increases. The measured conversion gains
around two or tree times the LO frequency are displayed in figure 3.34. These data are
used in (3.19) and the noise figure NFmix is extracted using:
NFmix = 1 +
Tmix
T0
(3.20)
Where T0 is 290 K. This definition is equivalent to an all-sidebands (ASB) noise figure
since more than two sidebands translate toward the same IF frequency [51].
PLO [dBm]
P
ow
er
C
on
ve
rs
io
n
G
ai
n
[d
B
]
fLO + fIF
fLO − fIF
2fLO + fIF
2fLO − fIF
3fLO + fIF
3fLO − fIF
-12 -10 -8 -6 -4 -2 0 2
-30
-20
10
-10
0
20
Figure 3.34: Measured conversion gains around 2
∏
and 3
∏
the LO frequency.
N
oi
se
F
ig
ur
e
[d
B
]
PLO [dBm]
Simulated NFmix
Measured NFmix
-12 -10 -8 -6 -4 -2 0 2
5
6
7
8
9
10
11
12
Figure 3.35: Simulated and measured noise figure.
The noise figure is extracted from (3.19) and (3.20) and shown in figure 3.35. The
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lowest measured NF is about 6.3 dB at a LO power of −1.2 dBm. These results are
compared to electrical simulation with a difference of about 2 dB in favor of measurements
all over the investigated LO power range. These results must be analyzed very carefully.
Convergence problems in the Cadence simulator forced us to use the ADS version of the
design kit for which parasitic extraction tools doesn’t exist. We noticed some differences in
the simulated conversion gain and linearity which might influence the noise performance.
Furthermore, this result arises from the hot-cold method, which does not match the
method used in practice.
Although noise contribution of the IF amplifier is included, this result still represents
a significant improvement over usual 50% duty-cycle driven passive mixers which are
penalized by their conversion losses, around 9÷ 10 dB at best for the passive mixer in
the same frequency range [52,53].
3.6.6 Measured bandwidth of the sampling mixer
To find the RF bandwidth of the down-converter, the RF and LO frequencies have been
swept from 4 GHz to 27 GHz while maitaining a constant IF frequency of 1 GHz. Two
measurement campaigns were required because of the limited bandwidth of 15− 27 GHz
of the rat-race balun. From 4 GHz to 20 GHz, this rat-race balun has been replaced by an
external 180° hybrid coupler (Krytar Ref.4060265). These results, shown in figure 3.36,
demonstrate an ultra-wide bandwidth starting from 4 GHz up to 27 GHz at a nearby
constant gain. This result is at the state of the art. The lower limit is forced by the
values of the coupling capacitors used within LO pulse-shaping circuit while the external
rat-race balun sets the higher limit. The electrical simulation carried on the same circuit
shows that the real bandwidth extends well below 31 GHz.
The estimated voltage conversion gain of the mixer is presented in the figure 3.37.
This result confirms the very high bandwidth of the mixer.
3.6.7 Conclusion and state-of-the-art comparison
Theses measurements validate the first ever reported sampling mixer exceeding the GHz
range. An original analog-based pulse shaping circuit is used to provide the required low
duty-cycle LO voltage, allowing the passive ring mixer to work as a sampling-and-hold
circuit up to almost 30 GHz.
All the results are summarized in the table I and compared to others passives operating
at frequencies comprised between 2 GHz and 27 GHz.
Our circuit is the first low duty-cycle sampled mixer demonstrated at these frequencies.
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Figure 3.36: Simulated and measured bandwidth of the sampling mixer.
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Figure 3.37: Simulated voltage conversion gain of the sampling ring mixer.
Its performances are compared with some usual 50% duty-cycle driven passive mixers in
Table I. Is presents a conversion losses at least 3÷ 4 times lower at the best value finds
in the litterature on a very wide RF frequency range. Best noise performances are also
obtained. All of this using the lower driving LO signal power.
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Ref Technology RF Frequency LO Power Conv. Losses Noise Figure OP1dB Topology[GHz] [dB] [dB] [dB] [dBm]
[52] CMOS 19÷ 26.5 6 8÷ 12 9 -7.3 FET, DB130 nm (@20GHz) Fundamental
[54] CMOS 20÷ 26 0 9÷ 12 20 -14.5 FET, SB130 nm (@20GHz) Fundamental
[55] CMOS 7÷ 23 11 10.6÷ 13.7 - - FET, DB180 nm Fundamental
[56] CMOS 2÷ 9 10 6.4÷ 7.9 - -1.6 FET, DB250 nm Fundamental
This Work BiCMOS 4÷ 27 -1 2÷ 2.4∗ 6.3 8.7∗∗ SS-FET, DB0.13 µm (@17.8GHz) (@18.8GHz) Fundamental
∗ Voltage conversion losses of ring mixer only ∗∗ Value extrapolated using a linear IF amplier (−12.3 dBm really measured)
Table I: Performances comparison summary with other passive mixers.
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Bandwidth Extension to V-band
Using Sub-sampling Technique 4
4.1 Introduction
Since the V frequency band, ranging from 50 to 75GHz, presents several wide free
spectrum bandwidth, it has attracted even more researchers interest in the last years.
Above all, the large ISM (Industrial, Scientific and Medical) license-free band of 7 GHz
centered at 60 GHz offers many advantages for short-range consumer applications such as
Wireless Local Area Networks (WLAN) or Wireless Personal Area Networks (WPAN) [57].
Indeed, the large available spectrum allows high data rates for multi-Gb/s wireless data
transmission and the short wavelength leads to small antenna dimensions with the
theoretic option to realize compact multi-antenna systems.
However, on the receiver side, front-ends should conciliate several stringent require-
ments regarding noise figure, gain, linearity as well as local oscillators (LO) phase noise to
support very high data-rates [58]. Several 60 GHz receivers have been reported last years,
using BiCMOS or pure CMOS technologies. Most of them adopt a super-heterodyne
architecture but the strategy regarding the first mixing stage varies. Some receivers
are based on moderate IF frequencies. In this case, a millimeter-wave LO signal is
then required [59]. Other receivers implement high-IF solutions [60] or multiplied LO
signals [1, 61–63] to reduce the LO frequency. Since the phase noise of millimeter-wave
oscillators suffer from the poor Q-factors of varactors and others passive elements, both
last approaches may allow higher phase noise performances by generating a much lower
LO frequency for which Q-factors are better. Instead of using a multiplied LO frequency,
similar results can be achieved with a sub-harmonic mixer [64]. This approach may lead
to a simplified circuit but the issue in this case is the conversion gain and difficulties to
keep an acceptable value.
In this chapter, we propose the analysis and the characterization of this last sub-
harmonic operation. This study is developped on the previous presented topology pumped
by a nearby 20 GHz LO signal with the aim of the design of a V-band receiver first
frequency translating stage. Despite its benefit of lower LO frequency generation, this
kind of mixer displays high conversion losses when a passive circuit topology is involved.
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As explained in previous chapter, these losses may be considerably reduced by using
a voltage-driven sampled resistive mixer fed with 25% duty-cycle LO driving signals.
The originality of this work is hence to combine the advantages conferred by both sub-
harmonic and sampling-mixer techniques in one circuit. A brief overview of the 60 GHz
mixer state-of-the-art is reported in section 4.2. Simulations and experimental results are
summarized in section 4.3, for the original solution we propose. The comparison with
both passive and active mixers is realized in section 4.4 and some conclusions are given
in 4.5.
4.2 60GHz mixer state-of-the-art
Several V-band mixer topologies found in literature are here classified (figure 4.1). For
each type, the main characteristics and drawbacks are briefly reported.
4.2.1 Fundamental mixers
Active mixers are largely used at RF frequencies, since they supply high conversion gain
and quite good noise performances, while their great integration capabilities lead to
small chip areas. Their drawbacks are the high dc power consumption and the limited
linearity. Besides, noise performances degrade when frequencies are increased up to
millimeter-wave. The most commonly used active mixer is the double-balanced Gilbert-
cell structure. Around 60 GHz, it usually provides moderate conversion gain and good
port-to-port isolation with high power consuming. At these frequencies, there are some
Gilbert-cell mixers designed into CMOS [65–67] and BiCMOS [62] technologies. Recently,
some improved Gilbert-cell mixers have been demonstrated. In [68] conversion gain,
noise figure and bandwidth of a 65 nm CMOS Gilbert mixer are substantially improved
by placing an inter-stage inductance between the transconductance and the switching
stages. Otherwise a current-reuse technique which allows high conversion gain and lower
power consumption can be implemented as reported in [69] for a 90 nm CMOS technology.
Recently, low-voltage and low-power active mixer topologies have been investigated with
different CMOS technologies. In the double-balanced gate-pumped topology reported
in [70,71], both RF and LO signals are combined with a 180° hybrid combiner and applied
on the four gates of the mixer aloows to reduce the supply voltage and hence the dc
consumption. Similar approach using 90° hybrid coupler is presented in [72, 73]. In [74],
the classical passive resistive ring mixer structure has been modified by introducing a
DC path on drain terminal to bias the transistors of the core at weak inversion region.
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When devices are biased in this region, drain-source current has a non-linear exponential
characteristic hence the transistors have higher gm/IDS ratio which makes it suitable for
very low power applications. Source-pumped version with forward body-biased (FBB) to
reduce threshold voltage is reported in [75]. Also, in the NMOS bulk-driven topology
presented in [76], transistors are biased with a DC voltage alwais on drain terminal.
Nonetheless, some difference exist with the pumping signal applied to the bulk. Since
threshold voltage depends on bulk-source voltage, it can be modulated by injecting a LO
signals into the NMOS bulk isolated by deep N-well. Thus, FETs are turned ON and
OFF and mixing operation occurs. These last mixer topologies exhibit low DC power
consumption while they present a linearity in line with the best Gilbert cell one [11].
These mixers topologies require lower LO driving power, as well, but their conversion
gain is small, when they do not present conversion losses, and their noise figure is usually
high.
On the other hand, passive mixers allow high linearity, low power consumption and
lower flicker noise due to the absence of bias current, but suffer from high conversion
losses. Consequently, an high gain IF amplifier stage and a high LO power driving
signal are usually needed. Passive mixers with FET transistors have been presented
in [77–80]. Receiver first mixer based on power-matched FET passive mixer are also
demonstrated in [81]. Besides the FET mixers, another way to implement a passive
mixer is to use diodes. In [82] Schottky-barrier diodes have been employed. Nonetheless,
thanks to its much linear channel than a diode junction, FET resistive mixers show lower
distortion and higher saturation level [83]. All topologies we have just presented use a
millimeter-wave frequency LO pump signal. LO design as well as the receiver phase noise
are then important issues. Next paragraph presents sub-harmonic operation which can
bring a good solution to these issues.
4.2.2 Sub-harmonic mixers (SHM)
As previously outlined, the main advantage of sub-harmonic mixers is that lower LO
frequency is required, which decreases LO design challenge. Into the 60 GHz frequency
band and based on the LO 2nd harmonic mixing, some active gate-pumped and Gilbert-cell
SHM are presented in [84,85] and [86,87], respectively. The main features of these mixers
are similar at the same topologies in fundamental configuration previously described. The
same also applies at the passive mixer configuration with FET devices which have been
employed in [88,89]. At millimeter-waves frequencies, anti-parallel diode pair (APDP)
is frequently used in such mixer [90–92]. The main advantage of this topology is that
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Figure 4.1: Different categories of 60 GHz mixers published to date.
even-order intermodulation products are rejected without any balun [95].
It is worth noticing that sub-sampling (SS) technique belongs to sub-harmonic mixer
category (4.1). In the sampling process, the harmonic component generated by the
switching operation at LO frequency mixes with the RF input producing replicas each
time fRF is around multiples of fLO [96].This technique has been demonstrated at low
frequency in [93,94]. Because of the pulsed LO signal generation becomes challenging
at higher frequencies, its utilization has been limited at few gigahertz. However, in this
chapter a broadband sub-sampling mixer suitable for 60 GHz applications is demonstrated.
4.3 Characterization of the mixer in a sub-sampling oper-
ation
Using the same measurement setup previously described, the circuits has been tested
in subharmonic configuration. It worth remembering that this test has been possible
because no balun has been integrate on-chip and thanks to VNA PNA-X which allows to
generate the CW RF differential signal. The only change involves control voltages of the
pulse shapers Vctrl and VG. The circuit bias is 44.2 mA at 2.4 V. The current splits into
35 mA and 9.2 mA for both pulse generators and IF-amplifier, respectively. As in previous
fundamental mixing setup, once the value of VG is fixed (this time equal to 2.37 V), Vctrl
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is swept to find the best conversion gain (in this case 4 dB for 0 dBm LO power) as
shown in figure 4.2. An horizontal shift of about 0.04 V is observed between simulation
and measurement, but similar trend in the first parts of the graph has been obtained.
This difference is probably due to the pulse shapers behavior slightly different between
simulation and measurement. The agreement between simulations and measurements is
still quite good. Simulations are also used to estimate the equivalent duty-cycle values
(figure 4.3) because this characteristic can not be measured.
Vctrl [V]
C
on
ve
rs
io
n
G
ai
n
[d
B
]
Measurement
Simulation
0.5 0.6 0.7 0.8 0.9 1
-20
-16
-12
-8
4
-4
0
Figure 4.2: Simulated and measured conversion gain variations for different values of Vctrl for a
fixed value of PLO = 0 dBm.
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Figure 4.3: Simulated conversion gain variations for different values of duty-cycle with PLO =
0 dBm.
As depicted in figure 4.3 with a LO applied power PLO = 0 dBm the best performances
are obtained with a duty-cycle of about 22 % which is quite lower than the value of 28 %
that has been required for the fundamental mixing operation. This difference is due to
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the 3rd harmonic excitation which needs a lower duty-cycle to be maximized as expected
from the analytical model reported in section 3.3. Finally, it must be noticed that all
measurements are carried out, here, with a different prototype than the one used in
chapter 3 for the mixer characterization under fundamental operation. This time the
optimum LO frequency is 19 GHz , because a new LO balun is used, and all tests are
driven under this frequency. The results are reported in the following paragraphs.
4.3.1 Conversion Gain
4.3.1.1 Conversion gain versus LO power
Figure 4.4 compares measured and simulated conversion gain versus LO power at a RF
frequency of 58 GHz. Once again electrical simulations agree very well with measurements.
A conversion gain of 4 dB at 0 dBm LO input power for the integrated circuit which
includes the mixer and the IF-amplifier. The equivalent voltage conversion gain value
given by simulation is 7.4 dB. This difference is still due to the lack of matching into the
RF paths between pads and mixer ports. For the mixer on its own, voltage conversion
losses can be evaluated around 7.8 dB (figure 4.5). Increasing the drive LO power signal
up to 4 dB these conversion losses decrease down to 7.2 dB, whereas decreasing the LO
power, the conversion losses stay lower than 12 dB with a minimum LO power of −8 dBm,
as depicts figure 4.5.
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Figure 4.4: Measured and simulated power conversion gain of the couple mixer/IF-amplifier, at a
RF frequency of 58 GHz.
In the 60 GHz frequency range, conversion losses of 7.8 dB can be compared with
others resistive mixers operating from a fundamental LO frequency [77] or in a sub-
harmonic configuration [88]. Both mixers offer conversion losses higher than 12 dB
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Figure 4.5: Mixer-only simulated voltage conversion gain at a RF frequency of 58 GHz
reached with LO powers of 8 dBm and −1 dBm, respectively. As a summary, our circuit
presents well-lower losses for an equal LO power, or equivalent losses for a well-lower LO
power. In the first case, less gain is required for IF-amplifier, while in the second case
the local oscillator design is once more relaxed and results to a "low" frequency / low
output power oscillator design.
4.3.1.2 Model comparison
Considering the estimated duty-cycle of 22 % reached with PLO = 0 dBm, the analytical
model developed in paragraph 3.3.5 predicts a conversion gain of about −9.7 dB, which
is about 2 dB lower than the −7.8 dB simulated value. Nevertheless, this result can be
considered to be quite satisfactory since the simplified nature of the model and since
a small error on duty-cycle estimation can lead to a high discrepancy on conversion
gain prediction (the slope giving the voltage conversion gain versus duty-cycle for a 3rd
LO harmonic pumping signal is quite high as plotted in 3.13b). The simulated value is
obtained for a duty-cycle of 20 %.
4.3.1.3 Conversion gain versus RF frequency
Measured and simulated down converter (mixer associated with the IF-amplifier) conver-
sion gains are plotted in figure 4.6 for a RF frequency ranging from 10 GHz to 76 GHz
while the IF frequency is kept constant at 1 GHz. For measurements, the highest test
frequency is limited by the RF synthesizer of the VNA PNA-X which maximum frequency
is 67 GHz. Moreover, two configurations are used for the experimental characterization :
since the integrated LO balun presents a low cut-off frequency of about 14.5 GHz (which
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limits the low RF frequency around 45 GHz), in the second configuration, a commercial
external 180° hybrid coupler is connected by way of a GSSG probe at the LO pads
of the circuit. In this second case, the low RF frequency can be decreased down to
16 GHz (fLO=5 GHz). Since on-chip pads are realized in aluminum, the RF probe contact
quickly degrades after few probings and the measurement become very sensible and
difficult. This reason could explain measurements results slightly perturbed especially
those made with the 180° hybrid coupler that come after. Nevertheless, measurements
and simulations performed on the down-converter are in a quite good agreement. All
observed differences can be attributed to discrepancies in performances of the pulse
shapers between simulations and measurements. Simulated voltage conversion gain of the
whole downconverter is depicted in figure 4.7 and stays included in the range from 6.5
to 8.3 dB. Performances of the mixer on its own are also extracted from simulation and
plotted in figure 4.8. Because the impulsion shape is closer to ideal when OL frequency
is decreased, reduced mixer conversion losses around 6.9 dB up to fRF = 50 GHz (LO
frequency up to 16 GHz) are observed, and these losses are lightly increasing after.
As a conclusion, these results demonstrate that, experimentally, the down-converter
works properly on the whole RF frequency test range from 16 GHz to 67 GHz. Further-
more, simulations show that sthis RF frequency range can be expanded from 10 GHz
to 76 GHz taking into account the experimental pulse shaper frequency performances.
Based on this reporting, one can state that a sub-sampling mixer is able to present very
broad-band performances.
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Figure 4.6: Simulated and measured power conversion gain for the down-converter, LO power is
0dBm.
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Figure 4.7: Simulated voltage conversion gain of the downconverter versus RF frequency, LO
power is 0dBm.
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Figure 4.8: Simulated voltage conversion gain of the single mixer versus RF frequency, LO power
is 0dBm.
4.3.2 1 dB Compression point
Measured input and output referred 1 dB compression points of−16.4 dBm and−13.4 dBm
respectively are extracted from figure 4.9 at a LO power of 0 dBm. This result is close
to simulated data (−13.5 dBm and −10.5 dBm respectively). As for LO fundamental
operation (see paragraph 3.6.4), these two compression points are limited by the IF
amplifier. Replacing this amplifier by its small-signal model in electrical simulations gives
an estimation of the expected output compression point which becomes −1 dBm.
67 CMOS and BiCMOS Buildings blocks for a microwave efficient frequency conversion, up to
millimeter-Waves.
4.3 Characterization of the mixer in a sub-sampling operation
-25 -20 -15
-25
-20
-15
-10
-5
Measurement
Simulation
Input Power [dBm]
O
ut
pu
t
P
ow
er
[d
B
m
]
Figure 4.9: Measured and simulated output IF power versus input RF power at an input RF
frequency of 58 GHz.
4.3.3 Noise Figure
The noise figure is measured using the technique previously reported in section 3.6.5.
In this case as well, given the pulse-shaped LO voltage and the broadband RF input of
the mixer, RF signals at 3fLO ± fIF and fLO ± fIF are down-converted by the circuit.
Conversion gains for all these RF frequency bands have to be characterized to be able to
extract the ASB noise figure which definition has been reported in section 3.6.5. Measured
and simulated ASB noise figure are shown in figure 4.10.
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Figure 4.10: Simulated and measured down-converter noise figure. Frequencies 58 GHz
At a LO power of 0 dBm, frequencies 58 GHz, a NF of 9.7 dB is obtained, always
including the noise contribution of the IF amplifier. This result is better than the few
references where the NF is directly reported [80,91]. Nevertheless, since the FET noise is
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minimized when the conversion losses are minimized and that the best achievable noise
figure is ideally equal to the losses [83], a wider comparison can be carried out taking
into account the conversion losses (Table I). On this basis, we can state that our circuit
may reach one of the best performances.
4.4 State-of-the-art comparison
To our knowledge, this sub-sampled (SS) FET mixer topology has not been yet published
at these frequencies. In table I, our sub-sampled FET mixer is compared with other FET
and APDP (anti-parallel diode pair) passive mixers designed for the same RF frequency
range conversion but different IF frequencies. The SS down-converter we propose presents
the best conversion losses over the largest operating frequency range, figure 4.11a.
On the linearity, the contribution of the IF amplifier associated with this SS mixer
must be removed to fairly compare its performance level with other passive mixers. To
calculate this compression point, we assumed that the voltage at IF terminals was buffered
by a unity gain voltage amplifier. The output compression point was then measured
at the outputs of this balanced amplifier, loaded by 2Z0. As shown in figure 4.11b,
the obtained compression point remains very close to usual passive mixers operating at
similar LO power levels, which allows us to conclude that the SS operation does not
worsen linearity against usual configuration.
Ref Technology RF Frequency LO Power Conv. Losses Noise Figure OP1dB Topology[GHz] [dBm] [dB] [dB] [dBm]
[77] 65 nm CMOS 51÷ 62 8.7 12.5÷ 15 - -8.5 FundamentalFET
[78] 0.18 µm CMOS 18÷ 50 10 14÷ 17 - -6.5 FundamentalFET
[79] 45 nm CMOS SOI 40÷ 50 15 8.35 - -4.85 FundamentalFET
[80] 90 nm CMOS 33÷ 58 10 6÷ 9 11÷ 13.4 -11 FundamentalFET
[88] 130 nm CMOS 56÷ 66 -1 13 - -16 SHM ×2FET
[89] 0.15 µm mHEMT 58÷ 62 8 15.3 - -12.8 SHM ×4FET
[91] SiGe 56÷ 64 5.5 8.3÷ 10 12 -16.3 SHM ×2APDP
[92] 180 nm CMOS 57÷ 66 1 15 - - SHM ×2APDP
This Work 0.13 µm BiCMOS 16÷ 67 0 6.9÷ 8.8* 9.7 -15** SHM ×3(@58GHz) SS-FET
* Voltage conversion losses of the mixer alone
** Value extrapolated using a pure linear (Av=1) IF amplifier (−13.4 dBm really measured)
APDP = Anti-Parallel Diode Pair, SS = Sub-sampled, SHM = Sub-harmonic mixer
Table I: Performances comparison summary with other passive mixers.
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Figure 4.11: Comparison of monolithic integrated wideband passive mixers by the average conver-
sion losses on the RF frequency bandwidth (a) and the linearity performances versus the applied
LO power signal (b).
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Figure 4.12: Comparison of the passive proposed down-converter with monolithic integrated
wideband active mixers by the average conversion gains on the RF frequency bandwidth.
Since for the conversion of the 60 GHz RF frequency-band many active mixer in-
tegrated circuits exist as reported in section 4.2, a comparison with the active mixer
state-of-the-art is carried out in Table II.
Both LO fundamental and LO sub-harmonic active mixers are evaluated. For this
comparison our mixer is considered in association with the IF amplifier. The conversion
gain is plotted in Figure 4.12. One can notice that the performances reached by our
passive down-converter are similar and sometime better than active mixer ones when
they address a wide RF frequency range. Some Gilbert-cells exhibit higher conversion
gains but on a limited RF bandwidth [68, 69] and with the implementation of an IF
amplifier after the active mixer core. As well, mixer linearity is compared in figure 4.13a
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Figure 4.13: Comparison of the passive proposed down-converter with monolithic integrated
wideband active mixers by the linearity versus both applied LO power (a) and noise figure (b).
versus the LO power. The down-converter we propose exhibits similar performance than
the best linear active down-converters [68, 75]. On figure 4.13b. the linearity is reported
versus the noise figure. We can see that the down-converter we propose presents one of
the higher linearity associated with the lower noise figure.
The only drawback which can be pointed out is the power consumption level of our
circuit. However, because no specification has been considered for power consumption
during the design, an class-A amplifier is implemented into both LO analog pulse shapers
where 60 % of the DC current is sunk. A new design of OL pulse shapers could fix this
issue. So, this work demonstrates that sub-sampling passive mixer can be used up to the
V-band with attractive performances.
4.5 Conclusion
This chapter presents a sub-sampling passive mixer operating up to millimeter-wave
V-band. Driving a resistive ring mixer by a low duty-cycle LO voltage, the RF signal is
sub-sampled around the LO 3rd harmonic frequency to give the IF low frequency signal.
The originality of this work is to combine the advantages conferred by both sampling-
mixer and sub-sampling techniques. Low conversion losses are reached thanks to the low
duty-cycle driving signal, while the LO pulse shaper design is quite relaxed because only
one third of the LO frequency used for a fundamental mixing is required here. It is even
possible to go further and write that the sampling technique for the low IF conversion of
V-band signals would not have been possible without the implementation of sub-sampling.
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4.5 Conclusion
Ref Tech. RF Freq. LO Power Conv. Gain NFDSB OP1dB PDC Topology[GHz] [dBm] [dB] [dB] [dBm] [mW]
[68] 65 nm 57÷ 64 0 10÷ 14 9 (sim) 1 38.4 FundamentalCMOS Gilber-cell
[67] 90 nm 25÷ 75 6 1÷ 5 - -2.5 93 FundamentalCMOS (@60GHz) Gilbert-cell
[65] 130 nm 9÷ 50 5 5÷ 11 16.4 - 97 FundamentalCMOS (@15GHz) Gilbert-cell
[66] 130 nm 55÷ 63 0 0÷ 3 - -14 - FundamentalCMOS Gilbert-cell
[69] 90 nm 58.7÷ 64.1 -5 12.1÷ 15.5 9.8 -4.5 17 FundamentalCMOS Gilbert-cell
[62] 0.12 µm 53÷ 63 - 15÷ 20 14.8 -2 148.5 FundamentalSiGe Gilbert-cell
[76] 130 nm 51÷ 65 3 −1.5÷ 1.5 13.5 -19 3 FundamentalCMOS (@57GHz) Bulk-driven
[75] 130 nm 50÷ 63 2 −5÷ 4.2 17.2 -0.8 3 FundamentalCMOS (@56GHz) FBB
[86] 130 nm 35÷ 65 8 −6÷−9 14.5 -12 90.8 SHM ×2CMOS Gilbert-cell DB
[85] 65 nm 5÷ 75 3 3÷ 11* 15 -4 3 SHM ×2CMOS Gate-pumped
[84] 90 nm 45÷ 63 0 0 - -11 2.4 SHM ×2CMOS Gate-pumped
This Work 0.13 µm 16÷ 67 0 (6.5÷ 8.3)* 9.7 -1*** 106 SS-FETBiCMOS (2.3÷ 9.8)** (@58GHz) SHM ×3
* Voltage conversion gain.
** Power conversion gain.
*** Value extrapolated using a linear IF amplier (−13.4 dBm really measured)
SS = Sub-sampled, SHM = Sub-harmonic mixer
Table II: Performances comparison summary with other active mixers.
The integrated circuit used to demonstrate the potential of V-band sub-sampling passive
frequency conversion has been described in chapter 3. Under sub-sampling operation,
conversion losses of the mixer on its own are about 8 dB with an output compression
point estimated around −1 dBm, for a RF frequency of 58 GHz. The noise figure of the
whole circuit including IF amplifier is less than 10 dB at this same RF frequency value.
All these performances that are measured for this down-converter are at the state of
the art when compared to both passive mixers and active mixers. Furthermore, it is
worth noticing that to our knowledge it is the first time the sub-sampling technique is
implemented for V-band frequency conversion. Finally, measured performances of the
sub-sampling passive down-converter we propose highlight how passive mixers can be an
efficient alternative to active mixers, whereas Gilbert-cell are still largely used for the 57
GHz to 64 GHz ISM band dow-conversion.
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General Conclusions 5
The demand for higher performances circuits together with lower cost and greater
functionality keep increasing at RF and millimeter-wave applications [42]. Therefore this
leads to ever new challenges for integrated circuit design, such as front-end receiver, in
several frequencies bands and for several applications.
In particular, in the present PhD thesis the research activity addressed the optimiza-
tion, in 130 nm CMOS silicon-based technologies, of a key building blocks of the receiver
front-end as the frequency synthesizer and the down-conversion mixer.
As far as it concerns the frequency synthesis a whole low-power PLO was designed
and fabricated. The PLO was designed to work in the Ku band, because the idea in
mind was to investigate the feasibility of replacing with cheap pure CMOS technology
the expensive and/or discrete technologies nowadays used to design the LNB in the
DVBS applications. In particular, the fabricated prototype generates an output tone
in the 14.2÷15.1 GHz frequency range and exhibit a phase noise of −86.3 dBc/Hz for
an offset frequency of 1 MHz from the 15 GHz carrier. A significant improvement in
the phase noise up to 10 dBc/Hz for an offset frequency of 1 MHz was demonstrated by
increasing the charge pump current from 25 µA value to 300 µA value. These results
has been compared in terms of Figure of Merit (FOM), which takes into account both
jitter and power consumption performances, with other silicon-based PLO’s and PLL’s
reported in the literature. The performances of our PLO is well aligned when the charge
pump current is set to a value that keeps the loop filter integration (25 µA) whereas
it exhibits better performances close to the state-of-the-art when higher charge pump
current was employed even at the cost of increasing the loop filter area on the silicon die.
These results demonstrate that a low-cost 130 nm CMOS technology is very promising
for DVBS, where only discrete components or SiGe technologies have been employed
until now.
Thanks to the low power consumption and the high frequency the reported prototype
opens also the way to the fabrication of the front-end of a Ku-band microwave radiometer.
A X-band radiometer has been recently reported in [7]. Higher frequency allows the
large reduction of the antenna size with respect to X-band radiometer. Moreover, its low
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power feature makes the proposed PLO up-and-coming for use in outdoor environments
as for example a smart sensor network for the detection of wild fire in isolated forest area.
In these cases, the low DC consumption is very welcome to supply the electronics with a
small dimension energy harvester.
In summary, the PLO reported in the present work demonstrates that the DVB-S
compliant phase noise performance can come together with a low power dissipation in a
PLL designed in a bulk low cost 130 nm CMOS technology.
Concerning the frequency down-conversion, the design of a K band sampling mixer
with 130 nm BiCMOS SiGe technology has been addressed. First, since this mixer
topology was demonstrated only at few gigahertz applications, an analytical model has
been before developed to evaluate its performances at higher frequency and at the same
time to fix the pulses waveform constraints. After, because of the pulse generators found
in literature do not work at the required frequencies, an original analog-based pulse
shaping circuit is designed here to provide the required high-frequency, high amplitude
and low duty-cycle LO voltage waveform defined by the theory. Thanks to this driving
signal the down-converter properly works up to almost 30 GHz exhibiting a conversion
losses at least 3÷ 4 times lower than the best value claimed in the literature. It is worth
noticing that our circuit is the first low duty-cycle sampled mixer demonstrated at these
frequencies.
Finally, in the last section of this PhD thesis, the potentialities for millimeter-wave
applications of the fabricated mixer were investigated. In, particular, the mixer was
employed in the sub-sampling mode. Thanks to the advantages conferred by both
sampling-mixer and sub-sampling techniques, all the obtained performances are at the
state of the art when compared to both passive and active mixers. The obtained
performances highlight how passive mixers can be an efficient alternative to active mixer,
which are largely employed for 60 GHz IMS band. Once again to the best knowledge it
is the first time that the sub-sampling technique is implemented for V-band frequency
conversion.
All these good results open the way to several future activities. On the PLO side,
switched capacitors bank in the VCO topologies can be inserted to increase the tuning
range specifications and to reduce the phase noise of the VCO at the same time (decreasing
the KVCO).
On the down-converter side, the first future activity would be to replace the actually
intermediate amplifier with more suited circuits, to solve the linearity problems faced
during the research activity. In addition, a re-design of the pulse shaper would be to
carry out with the idea in mind of reducing the power consumption.
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Trapezoidal, triangular and
square waves Fourier transform
calculation A
The analytical modeling of the sampling mixer needs the Fourier transform calculation of
several temporal waveform. In this appendix, the calculations of the Fourier transform
of trapezoidal, square and triangular shapes are reported.
A.1 Trapezoidal waveform
− τ
2
− τr − τ2 τ2 τ2 + τr
P1
P1
τr
-P1
τr
S (t)
S ′ (t)
τ
τ + 2τr
TON = τ + τr
Figure A.1: Considered trapezoidal waveform S(t) and its derivate S′(t).
The considered trapezoidal waveform S(t) is reported in figure A.1. It is characterized
by an amplitude of GC,max, a rise-fall time equal to τr and a on-time TON = τ + τr at
the half dynamic-range amplitude. The simplest way for Fourier transform calculation
F (S(t)) is to use the following property
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A.1 Trapezoidal waveform
F (S(t)) = F (S
′(t))
j2pif (A.1)
In this way only the Fourier transform of two rectangles must be calculated as shown
the S′(t) trend in Figure A.1. The Fourier transform of the derivate F (S′(t)) is then
calculated as follows
F (S′(t)) = −
τ
2∫
− τ2−τr
GC,max
τr
e−j2pift dt−
τ
2+τr∫
τ
2
GC,max
τr
e−j2pift dt (A.2)
= GC,max
τr
· 1−j2pif
ej2pif τ2 + e−j2pif τ2
2 −
ej2pif(
τ
2+τr) + e−j2pif(
τ
2+τr)
2
(A.3)
0
GC,max
−GC,max
GC(t)
tTLO
TLO/2
d
Figure A.2: GC(t) signal.
Using the Euler’s formula cos α = ejα−e−jα2 the expression (A.3) becomes a sum
of cosines which can be written differently using the sum-to-product trigonometric
transformation (A.4) and the sinc definition (sinc α = sinαα ) finding the Fourier transform
of S′(t), (A.6)
cos x− cos y = −2 sin
(
x− y
2
)
sin
(
x+ y
2
)
(A.4)
F (S′(t)) = GC,max
τr
· 1−j2pif
[
cos
(
2pif τ2
)
− cos
(
2pif
(
τ
2 + τr
))]
(A.5)
= GC,max
τr
· 1−j2pif [−2 sin (pifτr) · sin (pif (τ − τr))]
= 2GC,max · sinc (pifτr) · sin (pif(τ + τr)) (A.6)
Therefore, putting this result in the previously reported equation (A.1), the Fourier
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Trapezoidal, triangular and square waves Fourier transform calculation
transform of the trapezoidal waveform shows in Figure A.1 is obtained
F (S(t)) = GC,max · (τ + τr) · sinc (pifτr) · sinc (pif(τ + τr)) . (A.7)
The overall signal GC(t) shows in Figure A.2 is a TON/2 anti-periodic function. Take
advantage of the basic Fourier transform proprieties, the second semi-period part of GC(t)
signal presents the same transform of the first, time-shifted by TON/2. The F (GC(t))
reduces to
F (GC(t)) = F (S(t)) + F (−S(t)) e−j2pif
TLO
2 · 1
TLO
+∞∑
n=−∞
d(f − n
TLO
) (A.8)
= F (S(t))
(
1− e−j2pif TLO2
)
· 1
TLO
+∞∑
n=−∞
d(f − n
TLO
) (A.9)
where 1TLO
+∞∑
n=−∞
d(f − nTLO ) is a burst of Dirac pulses spaced for 1/TLO introduced
because of GC(t) is a periodical signal with period TON.
Substituting in this equation the result of (A.7), it become
F (GC(t)) = GC,max (τ + τr) sinc (piτrf) sinc (pif (τ + τr))
(
1− e−jpifTLO
)
· 1
TLO
+∞∑
n=−∞
d(f− n
TLO
)
(A.10)
From the Figure A.1, the ON time is arbitrary picked up at the half rise-fall time
and it is equal to TON = τ + τr = d TLO where d is the duty-cycle. Introducing this last
consideration into F (GC(t)), the final results is following reported
F (GC(t)) = GC,maxdsinc (piτrf) sinc
(
pi
f
fLO
d
)(
1− e−jpi
f
fLO
)
·
+∞∑
n=−∞
d(f − n fLO)
(A.11)
A.2 Triangular waveform
The triangular shape is shown in Figure A.3. The method is the same used in previous
case. The Fourier transform of derivate is following calculated:
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A.2 Triangular waveform
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Figure A.3: Considered triangular waveform S(t) and its derivate S′(t).
F (S′(t)) = 0∫
−τr+β
GC,max
τr
e−j2pift dt−
τr−β∫
0
GC,max
τr
e−j2pift dt (A.12)
= GC,max
τr
· 1−jpif
[
ej2pif(τr−β) + e−j2pif(τr−β)
2 − 1
]
(A.13)
Knowing that cos α = ejα−e−jα2 , cos 2α = cos2α+ sin2α and cos 2α = cos2α+ sin2α
(A.13) become
F (S′(t)) = GC,max
τr
· 1−jpif [cos 2(pif(τr − β))− 1] (A.14)
= GC,max
τr
· 1−jpif [cos
2pif(τr − β) + sin2pif(τr − β)+
−cos2pif(τr − β)− sin2pif(τr − β)]
= GC,max
τr
· 1
jpif
· 2 sin2pif(τr − β) (A.15)
Now using the equation (A.1) and keeping in mind the sinc definition, the Fourier
transform F (S(t)) has been calculated
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F (S(t)) = GC,max
(
d2
τrfLO
)
TON · sinc2 (pif (τr − β)) (A.16)
Finally, putting this result in the GC(t) expression reported in (A.8), its Fourier
transform with a triangular waveform results
F (GC(t)) = GC,max
(
d2
τrfLO
)
· sinc2 (pif (τr − β))
(
1− e−jpifTLO
)
·
+∞∑
n=−∞
d(f − n
TLO
)
(A.17)
A.3 Square waveform
The Fourier transform for a square waveform can be easily calculated using the same
method. However is can be directly derived setting τr value equal to 0 into equation
(A.11):
F (S(t)) = GC,max · (τ + τr) · sinc (pifτr) · sinc (pif(τ + τr)) (A.18)
and consequently the GC Fourier transform built with this waveform become
F (GC(t)) = GC,maxdsinc
(
pi
f
fLO
d
)(
1− e−jpi
f
fLO
)
·
+∞∑
n=−∞
d(f − n fLO) (A.19)
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